



Universidad Nacional Autónoma de México

FACULTAD DE INGENIERIA

A P E N D I C E S

“Proyecto y Construcción de un Sistema de Desarrollo Lógico, Una Aplicación de los Microprocesadores”

Tesis Profesional

Que para obtener el título de

Ingeniero Mecánico Electricista

p r e s e n t a

JOSE SALVADOR DE LA MORA REAL



V.II

México, D. F.

1986



UNAM – Dirección General de Bibliotecas Tesis Digitales Restricciones de uso

DERECHOS RESERVADOS © PROHIBIDA SU REPRODUCCIÓN TOTAL O PARCIAL

Todo el material contenido en esta tesis está protegido por la Ley Federal del Derecho de Autor (LFDA) de los Estados Unidos Mexicanos (México).

El uso de imágenes, fragmentos de videos, y demás material que sea objeto de protección de los derechos de autor, será exclusivamente para fines educativos e informativos y deberá citar la fuente donde la obtuvo mencionando el autor o autores. Cualquier uso distinto como el lucro, reproducción, edición o modificación, será perseguido y sancionado por el respectivo titular de los Derechos de Autor.

Reader's Comments

Your feedback about this document helps us ascertain your needs and fulfill them in the future. Please take the time to fill out this questionnaire and return it to us. This information will be helpful to us and, in time, to future users of Zilog products.

Your Name: _____

Company Name: _____

Address: _____

Title of this document: _____

Briefly describe application: _____

Does this publication meet your needs? Yes No If not, why not? _____

How are you using this publication?

- As an introduction to the subject?
- As a reference manual?
- As an instructor or student?

How do you find the material?

	Excellent	Good	Poor
Technicality	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Completeness	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

What would have improved the material? _____

Other comments and suggestions: _____

If you found any mistakes in this document, please let us know what and where they are: _____



NO POSTAGE
NECESSARY
IF MAILED
IN U.S.
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 475 CUPERTINO, CA

POSTAGE WILL BE PAID BY

Zilog

Publications Department
Semiconductor Division
10341 Bubb Road
Cupertino, California 95014

TABLE OF CONTENTS

Chapter	Page
1.0 Introduction	1
2.0 Z80-CPU Architecture	3
3.0 Z80-CPU Pin Description	7
4.0 CPU Timing	11
5.0 Z80-CPU Instruction Set	19
6.0 Flags	39
7.0 Summary of OP Codes and Execution Times	43
8.0 Interrupt Response	55
9.0 Hardware Implementation Examples	59
10.0 Software Implementation Examples	63
11.0 Electrical Specifications	69
12.0 Z80-CPU Instruction Set Summary	73

1.0 INTRODUCTION

The term "microcomputer" has been used to describe virtually every type of small computing device designed within the last few years. This term has been applied to everything from simple "microprogrammed" controllers constructed out of TTL MSI up to low end minicomputers with a portion of the CPU constructed out of TTL LSI "bit slices." However, the major impact of the LSI technology within the last few years has been with MOS LSI. With this technology, it is possible to fabricate complete and very powerful computer systems with only a few MOS LSI components.

The Zilog Z-80 family of components is a significant advancement in the state-of-the-art of microcomputers. These components can be configured with any type of standard semiconductor memory to generate computer systems with an extremely wide range of capabilities. For example, as few as two LSI circuits and three standard TTL MSI packages can be combined to form a simple controller. With additional memory and I/O devices a computer can be constructed with capabilities that only a minicomputer could previously deliver. This wide range of computational power allows standard modules to be constructed by a user that can satisfy the requirements of an extremely wide range of applications.

The major reason for MOS LSI domination of the microcomputer market is the low cost of these few LSI components. For example, MOS LSI microcomputers have already replaced TTL logic in such applications as terminal controllers, peripheral device controllers, traffic signal controllers, point of sale terminals, intelligent terminals and test systems. In fact the MOS LSI microcomputer is finding its way into almost every product that now uses electronics and it is even replacing many mechanical systems such as weight scales and automobile controls.

The MOS LSI microcomputer market is already well established and new products using them are being developed at an extraordinary rate. The Zilog Z-80 component set has been designed to fit into this market through the following factors:

1. The Z-80 is fully software compatible with the popular 8080A CPU offered from several sources. Existing designs can be easily converted to include the Z-80 as a superior alternative.
2. The Z-80 component set is superior in both software and hardware capabilities to any other microcomputer system on the market. These capabilities provide the user with significantly lower hardware and software development costs while also allowing him to offer additional features in his system.
3. For increased throughput the Z80A operating at a 4 MHz clock rate offers the user significant speed advantages over competitive products.
4. A complete product line including full software support with strong emphasis on high level languages and a disk-based development system with advanced real-time debug capabilities is offered to enable the user to easily develop new products.

Microcomputer systems are extremely simple to construct using Z-80 components. Any such system consists of three parts:


1. CPU (Central Processing Unit)
2. Memory
3. Interface Circuits to peripheral devices

The CPU is the heart of the system. Its function is to obtain instructions from the memory and perform the desired operations. The memory is used to contain instructions and in most cases data that is to be processed. For example, a typical instruction sequence may be to read data from a specific peripheral device, store it in a location in memory, check the parity and write it out to another peripheral device. Note that the Zilog component set includes the CPU and various general purpose I/O device controllers, while a wide range of memory devices may be used from any source. Thus, all required components can be connected together in a very simple manner with virtually no other external logic. The user's effort then becomes primarily one of software development. That is, the user can concentrate on describing his problem and translating it into a series of instructions that can be loaded into the microcomputer memory. Zilog is dedicated to making this step of software generation as simple as possible. A good example of this is our

assembly language in which a simple mnemonic is used to represent every instruction that the CPU can perform. This language is self documenting in such a way that from the mnemonic the user can understand exactly what the instruction is doing without constantly checking back to a complex cross listing.

2.0 Z-80 CPU ARCHITECTURE

A block diagram of the internal architecture of the Z-80 CPU is shown in figure 2.0-1. The diagram shows all of the major elements in the CPU and it should be referred to throughout the following description.




Z-80 CPU BLOCK DIAGRAM
FIGURE 2.0-1

2.1 CPU REGISTERS

The Z-80 CPU contains 208 bits of R/W memory that are accessible to the programmer. Figure 2.0-2 illustrates how this memory is configured into eighteen 8-bit registers and four 16-bit registers. All Z-80 registers are implemented using static RAM. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or in pairs as 16-bit registers. There are also two sets of accumulator and flag registers.

Special Purpose Registers

1. **Program Counter (PC).** The program counter holds the 16-bit address of the current instruction being fetched from memory. The PC is automatically incremented after its contents have been transferred to the address lines. When a program jump occurs the new value is automatically placed in the PC, overriding the incrementer.
2. **Stack Pointer (SP).** The stack pointer holds the 16-bit address of the current top of a stack located anywhere in external system RAM memory. The external stack memory is organized as a last-in first-out (LIFO) file. Data can be pushed onto the stack from specific CPU registers or popped off of the stack into specific CPU registers through the execution of PUSH and POP instructions. The data popped from the stack is always the last data pushed onto it. The stack allows simple implementation of multiple level interrupts, unlimited subroutine nesting and simplification of many types of data manipulation.



Z-80 CPU REGISTER CONFIGURATION
FIGURE 2.0-2

3. **Two Index Registers (IX & IY).** The two independent index registers hold a 16-bit base address that is used in indexed addressing modes. In this mode, an index register is used as a base to point to a region in memory from which data is to be stored or retrieved. An additional byte is included in indexed instructions to specify a displacement from this base. This mode of addressing greatly simplifies many types of programs, especially where tables of data are used.
4. **Interrupt Page Address Register (I).** The Z-80 CPU can be operated in a mode where an indirect call to any memory location can be achieved in response to an interrupt. The I Register is used for this purpose to store the high order 8-bits of the indirect address while the interrupting device provides the lower 8-bits of the address. This feature allows interrupt routines to be dynamically located anywhere in memory with absolute minimal access time to the routine.
5. **Memory Refresh Register (R).** The Z-80 CPU contains a memory refresh counter to enable dynamic memories to be used with the same ease as static memories. Seven bits of this 8 bit register are automatically incremented after each instruction fetch. The eighth bit will remain as programmed as the result of an LD R, A instruction. The data in the refresh counter is sent out on the lower portion of the address bus along with a refresh control signal while the CPU is decoding and executing the fetched instruction. This mode of refresh is totally transparent to the programmer and does not slow down the CPU operation. The programmer can load the R register for testing purposes, but this register is normally not used by the programmer. During refresh, the contents of the I register are placed on the upper 8 bits of the address bus.

Accumulator and Flag Registers

The CPU includes two independent 8-bit accumulators and associated 8-bit flag registers. The accumulator holds the results of 8-bit arithmetic or logical operations while the flag register indicates specific conditions for 8 or 16-bit operations, such as indicating whether or not the result of an operation is equal to zero. The programmer selects the accumulator and flag pair that he wishes to work with with a single exchange instruction so that he may easily work with either pair.

General Purpose Registers

There are two matched sets of general purpose registers, each set containing six 8-bit registers that may be used individually as 8-bit registers or as 16-bit register pairs by the programmer. One set is called BC, DE and HL while the complementary set is called BC', DE' and HL'. At any one time the programmer can select either set of registers to work with through a single exchange command for the entire set. In systems where fast interrupt response is required, one set of general purpose registers and an accumulator/flag register may be reserved for handling this very fast routine. Only a simple exchange commands need be executed to go between the routines. This greatly reduces interrupt service time by eliminating the requirement for saving and retrieving register contents in the external stack during interrupt or subroutine processing. These general purpose registers are used for a wide range of applications by the programmer. They also simplify programming, especially in ROM based systems where little external read/write memory is available.

2.2 ARITHMETIC & LOGIC UNIT (ALU)

The 8-bit arithmetic and logical instructions of the CPU are executed in the ALU. Internally the ALU communicates with the registers and the external data bus on the internal data bus. The type of functions performed by the ALU include:

Add	Left or right shifts or rotates (arithmetic and logical)
Subtract	Increment
Logical AND	Decrement
Logical OR	Set bit
Logical Exclusive OR	Reset bit
Compare	Test bit


2.3 INSTRUCTION REGISTER AND CPU CONTROL

As each instruction is fetched from memory, it is placed in the instruction register and decoded. The control sections performs this function and then generates and supplies all of the control signals necessary to read or write data from or to the registers, control the ALU and provide all required external control signals.

-BLANK-

3.0 Z-80 CPU PIN DESCRIPTION

The Z-80 CPU is packaged in an industry standard 40 pin Dual In-Line Package. The I/O pins are shown in figure 3.0-1 and the function of each is described below.



A₀-A₁₅
(Address Bus)

Tri-state output, active high. A₀-A₁₅ constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges. I/O addressing uses the 8 lower address bits to allow the user to directly select up to 256 input or 256 output ports. A₀ is the least significant address bit. During refresh time, the lower 7 bits contain a valid refresh address.

D₀-D₇
(Data Bus)

Tri-state input/output, active high. D₀-D₇ constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

M₁
(Machine Cycle one)

Output, active low. M₁ indicates that the current machine cycle is the OP code fetch cycle of an instruction execution. Note that during execution of 2-byte op-codes, M₁ is generated as each op code byte is fetched. These two byte op-codes always begin with CBH, DDH, EDH or FDH. M₁ also occurs with IORQ to indicate an interrupt acknowledge cycle.

MREQ
(Memory Request)

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

<u>IORQ</u> (Input/Output Request)	Tri-state output, active low. The <u>IORQ</u> signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An <u>IORQ</u> signal is also generated with an <u>M1</u> signal when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus. Interrupt Acknowledge operations occur during <u>M1</u> time while I/O operations never occur during <u>M1</u> time.
<u>RD</u> (Memory Read)	Tri-state output, active low. <u>RD</u> indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
<u>WR</u> (Memory Write)	Tri-state output, active low. <u>WR</u> indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.
<u>RFSH</u> (Refresh)	Output, active low. <u>RFSH</u> indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current <u>MREQ</u> signal should be used to do a refresh read to all dynamic memories.
<u>HALT</u> (Halt state)	Output, active low. <u>HALT</u> indicates that the CPU has executed a <u>HALT</u> software instruction and is awaiting either a non maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.
<u>WAIT</u> (Wait)	Input, active low. <u>WAIT</u> indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. This signal allows memory or I/O devices of any speed to be synchronized to the CPU.
<u>INT</u> (Interrupt Request)	Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled and if the <u>BUSRQ</u> signal is not active. When the CPU accepts the interrupt, an acknowledge signal (<u>IORQ</u> during <u>M1</u> time) is sent out at the beginning of the next instruction cycle. The CPU can respond to an interrupt in three different modes that are described in detail in section 5.4 (CPU Control Instructions).
<u>NMI</u> (Non Maskable Interrupt)	Input, negative edge triggered. The non maskable interrupt request line has a higher priority than <u>INT</u> and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. <u>NMI</u> automatically forces the Z-80 CPU to restart to location 0066ff. The program counter is automatically saved in the external stack so that the user can return to the program that was interrupted. Note that continuous <u>WAIT</u> cycles can prevent the current instruction from ending, and that a <u>BUSRQ</u> will override a <u>NMI</u> .

RESET Input, active low. **RESET** forces the program counter to zero and initializes the CPU. The CPU initialization includes:

- 1) Disable the interrupt enable flip-flop
- 2) Set Register I = 00₁₁
- 3) Set Register R = 00₁₁
- 4) Set Interrupt Mode 0

During reset time, the address bus and data bus go to a high impedance state and all control output signals go to the inactive state.

BUSRQ
(Bus Request) Input, active low. The bus request signal is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these buses. When **BUSRQ** is activated, the CPU will set these buses to a high impedance state as soon as the current CPU machine cycle is terminated.

BUSAK
(Bus Acknowledge) Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.

Φ Single phase TTL level clock which requires only a 330 ohm pull-up resistor to +5 volts to meet all clock requirements.


-BLANK-

4.0 CPU TIMING

The Z-80 CPU executes instructions by stepping through a very precise set of a few basic operations. These include:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

All instructions are merely a series of these basic operations. Each of these basic operations can take from three to six clock periods to complete or they can be lengthened to synchronize the CPU to the speed of external devices. The basic clock periods are referred to as T cycles and the basic operations are referred to as M (for machine) cycles. Figure 4.0-0 illustrates how a typical instruction will be merely a series of specific M and T cycles. Notice that this instruction consists of three machine cycles (M1, M2 and M3). The first machine cycle of any instruction is a fetch cycle which is four, five or six T cycles long (unless lengthened by the wait signal which will be fully described in the next section). The fetch cycle (M1) is used to fetch the OP code of the next instruction to be executed. Subsequent machine cycles move data between the CPU and memory or I/O devices and they may have anywhere from three to five T cycles (again they may be lengthened by wait states to synchronize the external devices to the CPU). The following paragraphs describe the timing which occurs within any of the basic machine cycles. In section 7, the exact timing for each instruction is specified.




BASIC CPU TIMING EXAMPLE
FIGURE 4.0-0

All CPU timing can be broken down into a few very simple timing diagrams as shown in figure 4.0-1 through 4.0-7. These diagrams show the following basic operations with and without wait states (wait states are added to synchronize the CPU to slow memory or I/O devices).

- 4.0-1. Instruction OP code fetch (M1 cycle)
- 4.0-2. Memory data read or write cycles
- 4.0-3. I/O read or write cycles
- 4.0-4. Bus Request/Acknowledge Cycle
- 4.0-5. Interrupt Request/Acknowledge Cycle
- 4.0-6. Non maskable Interrupt Request/Acknowledge Cycle
- 4.0-7. Exit from a HALT instruction


INSTRUCTION FETCH

Figure 4.0-1 shows the timing during an M1 cycle (OP code fetch). Notice that the PC is placed on the address bus at the beginning of the M1 cycle. One half clock time later the MREQ signal goes active. At this time the address to the memory has had time to stabilize so that the falling edge of MREQ can be used directly as a chip enable clock to dynamic memories. The RD line also goes active to indicate that the memory read data should be enabled onto the CPU data bus. The CPU samples the data from the memory on the data bus with the rising edge of the clock of state T3 and this same edge is used by the CPU to turn off the RD and MRQ signals. Thus the data has already been sampled by the CPU before the RD signal becomes inactive. Clock states T3 and T4 of a fetch cycle are used to refresh dynamic memories. (The CPU uses this time to decode and execute the fetched instruction so that no other operation could be performed at this time). During T3 and T4 the lower 7 bits of the address bus contain a memory refresh address and the RFSH signal becomes active to indicate that a refresh read of all dynamic memories should be accomplished. Notice that a RD signal is not generated during refresh time to prevent data from different memory segments from being gated onto the data bus. The MREQ signal during refresh time should be used to perform a refresh read of all memory elements. The refresh signal can not be used by itself since the refresh address is only guaranteed to be stable during MREQ time.



INSTRUCTION OP CODE FETCH
FIGURE 4.0-1


Figure 4.0-1A illustrates how the fetch cycle is delayed if the memory activates the WAIT line. During T2 and every subsequent Tw, the CPU samples the WAIT line with the falling edge of Φ. If the WAIT line is active at this time, another wait state will be entered during the following cycle. Using this technique the read cycle can be lengthened to match the access time of any type of memory device.



INSTRUCTION OF CODE FETCH WITH WAIT STATES
FIGURE 4.0-1A


MEMORY READ OR WRITE

Figure 4.0-2 illustrates the timing of memory read or write cycles other than an OP code fetch (M1 cycle). These cycles are generally three clock periods long unless wait states are requested by the memory via the WAIT signal. The MREQ signal and the RD signal are used the same as in the fetch cycle. In the case of a memory write cycle, the MREQ also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The WR line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory. Furthermore the WR signal goes inactive one half T state before the address and data bus contents are changed so that the overlap requirements for virtually any type of semiconductor memory type will be met.



MEMORY READ OR WRITE CYCLES
FIGURE 4.0-2

Figure 4.0-2A illustrates how a WAIT request signal will lengthen any memory read or write operation. This operation is identical to that previously described for a fetch cycle. Notice in this figure that a separate read and a separate write cycle are shown in the same figure although read and write cycles can never occur simultaneously.



MEMORY READ OR WRITE CYCLES WITH WAIT STATES

FIGURE 4.0-2A


INPUT OR OUTPUT CYCLES

Figure 4.0-3 illustrates an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted. The reason for this is that during I/O operations, the time from when the IORQ signal goes active until the CPU must sample the WAIT line is very short and without this extra state sufficient time does not exist for an I/O port to decode its address and activate the WAIT line if a wait is required. Also, without this wait state it is difficult to design MOS I/O devices that can operate at full CPU speed. During this wait state time the WAIT request signal is sampled. During a read I/O operation, the RD line is used to enable the addressed port onto the data bus just as in the case of a memory read. For I/O write operations, the WR line is used as a clock to the I/O port, again with sufficient overlap timing automatically provided so that the rising edge may be used as a data clock.


Figure 4.0-3A illustrates how additional wait states may be added with the WAIT line. The operation is identical to that previously described.

BUS REQUEST/ACKNOWLEDGE CYCLE

Figure 4.0-4 illustrates the timing for a Bus Request/Acknowledge cycle. The BUSRQ signal is sampled by the CPU with the rising edge of the last clock period of any machine cycle. If the BUSRQ signal is active, the CPU will set its address, data and tri-state control signals to the high impedance state with the rising edge of the next clock pulse. At that time any external device can control the buses to transfer data between memory and I/O devices. (This is generally known as Direct Memory Access [DMA] using cycle stealing). The maximum time for the CPU to respond to a bus request is the length of a machine cycle and the external controller can maintain control of the bus for as many clock cycles as is desired. Note, however, that if very long DMA cycles are used, and dynamic memories are being used, the external controller must also perform the refresh function. This situation only occurs if very large blocks of data are transferred under DMA control. Also note that during a bus request cycle, the CPU cannot be interrupted by either a NMI or an INT signal.




INPUT OR OUTPUT CYCLES
FIGURE 4.0-3



INPUT OR OUTPUT CYCLES WITH WAIT STATES
FIGURE 4.0-3A

- Automatically Inserted WAIT state




BUS REQUEST/ACKNOWLEDGE CYCLE

FIGURE 4.0-4

INTERRUPT REQUEST/ACKNOWLEDGE CYCLE


Figure 4.0-5 illustrates the timing associated with an interrupt cycle. The interrupt signal (INT) is sampled by the CPU with the rising edge of the last clock at the end of any instruction. The signal will not be accepted if the internal CPU software controlled interrupt enable flip-flop is not set or if the BUSRQ signal is active. When the signal is accepted a special M1 cycle is generated. During this special M1 cycle the IORQ signal becomes active (instead of the normal MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Notice that two wait states are automatically added to this cycle. These states are added so that a ripple priority interrupt scheme can be easily implemented. The two wait states allow sufficient time for the ripple signals to stabilize and identify which I/O device must insert the response vector. Refer to section 8.0 for details on how the interrupt response vector is utilized by the CPU.




INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

FIGURE 4.0-5

Figures 4.0-5A and 4.0-5B illustrate how a programmable counter can be used to extend interrupt acknowledge time. (Configured as shown to add one wait state)



EXTENDING INTERRUPT ACKNOWLEDGE TIME WITH WAIT STATE FIGURE 4.C-5A




REQUEST/ACKNOWLEDGE CYCLE WITH ONE ADDITIONAL WAIT STATE
FIGURE 4-0-5B

NON MASKABLE INTERRUPT RESPONSE


Figure 4.0-6 illustrates the request/acknowledge cycle for the non maskable interrupt. This signal is sampled at the same time as the interrupt line, but this line has priority over the normal interrupt and it can not be disabled under software control. Its usual function is to provide immediate response to important signals such as an impending power failure. The CPU response to a non maskable interrupt is similar to a normal memory read operation. The only difference being that the content of the data bus is ignored while the processor automatically stores the PC in the external stack and jumps to location 0066_H. The service routine for the non maskable interrupt must begin at this location if this interrupt is used.

HALT EXIT

Whenever a software halt instruction is executed the CPU begins executing NOP's until an interrupt is received (either a non maskable or a maskable interrupt while the interrupt flip flop is enabled). The two interrupt lines are sampled with the rising clock edge during each T4 state as shown in figure 4.0-7. If a non maskable interrupt has been received or a maskable interrupt has been received and the interrupt enable flip-flop is set, then the halt state will be exited on the next rising clock edge. The following cycle will then be an interrupt acknowledge cycle corresponding to the type of interrupt that was received. If both are received at this time, then the non maskable one will be acknowledged since it has highest priority. The purpose of executing NOP instructions while in the halt state is to keep the memory refresh signals active. Each cycle in the halt state is a normal M1 (fetch) cycle except that the data received from the memory is ignored and a NOP instruction is forced internally to the CPU. The halt acknowledge signal is active during this time to indicate that the processor is in the halt state.



NON MASKABLE INTERRUPT REQUEST OPERATION
FIGURE 4.0-6



HALT INSTRUCTION
IS RECEIVED
DURING THIS
MEMORY CYCLE
HALT EXIT
FIGURE 4.0-7

5.0 Z-80 CPU INSTRUCTION SET

The Z-80 CPU can execute 158 different instruction types including all 78 of the 8080A CPU. The instructions can be broken down into the following major groups:

- Load and Exchange
- Block Transfer and Search
- Arithmetic and Logical
- Rotate and Shift
- Bit Manipulation (set, reset, test)
- Jump, Call and Return
- Input/Output
- Basic CPU Control

5.1 INTRODUCTION TO INSTRUCTION TYPES

The load instructions move data internally between CPU registers or between CPU registers and external memory. All of these instructions must specify a source location from which the data is to be moved and a destination location. The source location is not altered by a load instruction. Examples of load group instructions include moves between any of the general purpose registers such as move the data to Register B from Register C. This group also includes load immediate to any CPU register or to any external memory location. Other types of load instructions allow transfer between CPU registers and memory locations. The exchange instructions can trade the contents of two registers.

A unique set of block transfer instructions is provided in the Z-80. With a single instruction a block of memory of any size can be moved to any other location in memory. This set of block moves is extremely valuable when large strings of data must be processed. The Z-80 block search instructions are also valuable for this type of processing. With a single instruction, a block of external memory of any desired length can be searched for any 8-bit character. Once the character is found or the end of the block is reached, the instruction automatically terminates. Both the block transfer and the block search instructions can be interrupted during their execution so as to not occupy the CPU for long periods of time.

The arithmetic and logical instructions operate on data stored in the accumulator and other general purpose CPU registers or external memory locations. The results of the operations are placed in the accumulator and the appropriate flags are set according to the result of the operation. An example of an arithmetic operation is adding the accumulator to the contents of an external memory location. The results of the addition are placed in the accumulator. This group also includes 16-bit addition and subtraction between 16-bit CPU registers.

The rotate and shift group allows any register or any memory location to be rotated right or left with or without carry either arithmetic or logical. Also, a digit in the accumulator can be rotated right or left with two digits in any memory location.

The bit manipulation instructions allow any bit in the accumulator, any general purpose register or any external memory location to be set, reset or tested with a single instruction. For example, the most significant bit of register H can be reset. This group is especially useful in control applications and for controlling software flags in general purpose programming.

The jump, call and return instructions are used to transfer between various locations in the user's program. This group uses several different techniques for obtaining the new program counter address from specific external memory locations. A unique type of call is the restart instruction. This instruction actually contains the new address as a part of the 8-bit OP code. This is possible since only 8 separate addresses located in page zero of the external memory may be specified. Program jumps may also be achieved by loading register HL, IX or IY directly into the PC, thus allowing the jump address to be a complex function of the routine being executed.


The input/output group of instructions in the Z-80 allow for a wide range of transfers between external memory locations or the general purpose CPU registers, and the external I/O devices. In each case, the port number is provided on the lower 8 bits of the address bus during any I/O transaction. One instruction allows this port number to be specified by the second byte of the instruction while other Z-80 instructions allow it to be specified as the content of the C register. One major advantage of using the C register as a pointer to the I/O device is that it allows different I/O ports to share common software driver routines. This is not possible when the address is part of the OP code if the routines are stored in ROM. Another feature of these input instructions is that they set the flag register automatically so that additional operations are not required to determine the state of the input data (for example its parity). The Z-80 CPU includes single instructions that can move blocks of data (up to 256 bytes) automatically to or from any I/O port directly to any memory location. In conjunction with the dual set of general purpose registers, these instructions provide for fast I/O block transfer rates. The value of this I/O instruction set is demonstrated by the fact that the Z-80 CPU can provide all required floppy disk formatting (i.e., the CPU provides the preamble, address, data and enables the CRC codes) on double density floppy disk drives on an interrupt driven basis.

Finally, the basic CPU control instructions allow various options and modes. This group includes instructions such as setting or resetting the interrupt enable flip flop or setting the mode of interrupt response.

5.2 ADDRESSING MODES


Most of the Z-80 instructions operate on data stored in internal CPU registers, external memory or in the I/O ports. Addressing refers to how the address of this data is generated in each instruction. This section gives a brief summary of the types of addressing used in the Z-80 while subsequent sections detail the type of addressing available for each instruction group.

Immediate. In this mode of addressing the byte following the OP code in memory contains the actual operand.




Examples of this type of instruction would be to load the accumulator with a constant, where the constant is the byte immediately following the OP code.

Immediate Extended. This mode is merely an extension of immediate addressing in that the two bytes following the OP codes are the operand.




Examples of this type of instruction would be to load the HL register pair (16-bit register) with 16 bits (2 bytes) of data.

Modified Page Zero Addressing. The Z-80 has a special single byte CALL instruction to any of 8 locations in page zero of memory. This instruction (which is referred to as a restart) sets the PC to an effective address in page zero. The value of this instruction is that it allows a single byte to specify a complete 16-bit address where commonly called subroutines are located, thus saving memory space.




Relative Addressing. Relative addressing uses one byte of data following the OP code to specify a displacement from the existing program to which a program jump can occur. This displacement is a signed two's complement number that is added to the address of the OP code of the following instruction.



The value of relative addressing is that it allows jumps to nearby locations while only requiring two bytes of memory space. For most programs, relative jumps are by far the most prevalent type of jump due to the proximity of related program segments. Thus, these instructions can significantly reduce memory space requirements. The signed displacement can range between +127 and -128 from $A+2$. This allows for a total displacement of +129 to -126 from the jump relative OP code address. Another major advantage is that it allows for relocatable code.


Extended Addressing. Extended Addressing provides for two bytes (16 bits) of address to be included in the instruction. This data can be an address to which a program can jump or it can be an address where an operand is located.



Extended addressing is required for a program to jump from any location in memory to any other location, or load and store data in any memory location.

When extended addressing is used to specify the source or destination address of an operand, the notation (nn) will be used to indicate the content of memory at nn, where nn is the 16-bit address specified in the instruction. This means that the two bytes of address nn are used as a pointer to a memory location. The use of the parentheses always means that the value enclosed within them is used as a pointer to a memory location. For example, (1200) refers to the contents of memory at location 1200.

Indexed Addressing. In this type of addressing, the byte of data following the OP code contains a displacement which is added to one of the two index registers (the OP code specifies which index register is used) to form a pointer to memory. The contents of the index register are not altered by this operation.



An example of an indexed instruction would be to load the contents of the memory location (Index Register + Displacement) into the accumulator. The displacement is a signed two's complement number. Indexed addressing greatly simplifies programs using tables of data since the index register can point to the start of any table. Two index registers are provided since very often operations require two or more tables. Indexed addressing also allows for relocatable code.

The two index registers in the Z-80 are referred to as IX and IY. To indicate indexed addressing the notation:


$$(IX+d) \text{ or } (IY+d)$$

is used. Here d is the displacement specified after the OP code. The parentheses indicate that this value is used as a pointer to external memory.

Register Addressing. Many of the Z-80 OP codes contain bits of information that specify which CPU register is to be used for an operation. An example of register addressing would be to load the data in register B into register C.

Implied Addressing. Implied addressing refers to operations where the OP code automatically implies one or more CPU registers as containing the operands. An example is the set of arithmetic operations where the accumulator is always implied to be the destination of the results.

Register Indirect Addressing. This type of addressing specifies a 16-bit CPU register pair (such as HL) to be used as a pointer to any location in memory. This type of instruction is very powerful and it is used in a wide range of applications.



An example of this type of instruction would be to load the accumulator with the data in the memory location pointed to by the HL register contents. Indexed addressing is actually a form of register indirect addressing except that a displacement is added with indexed addressing. Register indirect addressing allows for very powerful but simple to implement memory accesses. The block move and search commands in the Z-80 are extensions of this type of addressing where automatic register incrementing, decrementing and comparing has been added. The notation for indicating register indirect addressing is to put parentheses around the name of the register that is to be used as the pointer. For example, the symbol

$$(HL)$$

specifies that the contents of the HL register are to be used as a pointer to a memory location. Often register indirect addressing is used to specify 16-bit operands. In this case, the register contents point to the lower order portion of the operand while the register contents are automatically incremented to obtain the upper portion of the operand.

Bit Addressing. The Z-80 contains a large number of bit set, reset and test instructions. These instructions allow any memory location or CPU register to be specified for a bit operation through one of three previous addressing modes (register, register indirect and indexed) while three bits in the OP code specify which of the eight bits is to be manipulated.

ADDRESSING MODE COMBINATIONS

Many instructions include more than one operand (such as arithmetic instructions or loads). In these cases, two types of addressing may be employed. For example, load can use immediate addressing to specify the source and register indirect or indexed addressing to specify the destination.

5.3 INSTRUCTION OP CODES

This section describes each of the Z-80 instructions and provides tables listing the OP codes for every instruction. In each of these tables the OP codes in shaded areas are identical to those offered in the 8080A CPU. Also shown is the assembly language mnemonic that is used for each instruction. All instruction OP codes are listed in hexadecimal notation. Single byte OP codes require two hex characters while double byte OP codes require four hex characters. The conversion from hex to binary is repeated here for convenience.

Hex	Binary	Decimal	Hex	Binary	Decimal
0	= 0000	= 0	8	= 1000	= 8
1	= 0001	= 1	9	= 1001	= 9
2	= 0010	= 2	A	= 1010	= 10
3	= 0011	= 3	B	= 1011	= 11
4	= 0100	= 4	C	= 1100	= 12
5	= 0101	= 5	D	= 1101	= 13
6	= 0110	= 6	E	= 1110	= 14
7	= 0111	= 7	F	= 1111	= 15

Z-80 instruction mnemonics consist of an OP code and zero, one or two operands. Instructions in which the operand is implied have no operand. Instructions which have only one logical operand or those in which one operand is invariant (such as the Logical OR instruction) are represented by a one operand mnemonic. Instructions which may have two varying operands are represented by two operand mnemonics.

LOAD AND EXCHANGE

Table 5.3-1 defines the OP code for all of the 8-bit load instructions implemented in the Z-80 CPU. Also shown in this table is the type of addressing used for each instruction. The source of the data is found on the top horizontal row while the destination is specified by the left hand column. For example, load register C from register B uses the OP code 48H. In all of the tables the OP code is specified in hexadecimal notation and the 48H (=0100 1000 binary) code is fetched by the CPU from the external memory during M1 time, decoded and then the register transfer is automatically performed by the CPU.

The assembly language mnemonic for this entire group is LD, followed by the destination followed by the source (LD DEST., SOURCE). Note that several combinations of addressing modes are possible. For example, the source may use register addressing and the destination may be register indirect; such as load the memory location pointed to by register HL with the contents of register D. The OP code for this operation would be 72. The mnemonic for this load instruction would be as follows:

LD (HL), D


The parentheses around the HL means that the contents of HL are used as a pointer to a memory location. In all Z-80 load instruction mnemonics the destination is always listed first, with the source following. The Z-80 assembly language has been defined for ease of programming. Every instruction is self documenting and programs written in Z-80 language are easy to maintain.

Note in table 5.3-1 that some load OP codes that are available in the Z-80 use two bytes. This is an efficient method of memory utilization since 8, 16, 24 or 32 bit instructions are implemented in the Z-80. Thus often utilized instructions such as arithmetic or logical operations are only 8-bits which results in better memory utilization than is achieved with fixed instruction sizes such as 16-bits.

All load instructions using indexed addressing for either the source or destination location actually use three bytes of memory with the third byte being the displacement d. For example a load register E with the operand pointed to by IX with an offset of +8 would be written:

LD E, (IX + 8)


The instruction sequence for this in memory would be:



The two extended addressing instructions are also three byte instructions. For example the instruction to load the accumulator with the operand in memory location 6F'32H, would be written:

LD A,(6F32H)

and its instruction sequence would be:




Notice that the low order portion of the address is always the first operand.

The load immediate instructions for the general purpose 8-bit registers are two-byte instructions. The instruction load register H with the value 36H would be written:

LD H, 36H


and its sequence would be:



Loading a memory location using indexed addressing for the destination and immediate addressing for the source requires four bytes. For example:

LD (IX + 15), 21H

would appear as:



Notice that with any indexed addressing the displacement always follows directly after the OP code.

Table 5.3-2 specifies the 16-bit load operations. This table is very similar to the previous one. Notice that the extended addressing capability covers all register pairs. Also notice that register indirect operations specifying the stack pointer are the PUSH and POP instructions. The mnemonic for these instructions is "PUSH" and "POP." These differ from other 16-bit loads in that the stack pointer is automatically decremented and incremented as each byte is pushed onto or popped from the stack respectively. For example the instruction:

PUSH AF

is a single byte instruction with the OP code of F5H. When this instruction is executed the following sequence is generated:


Decrement SP

LD (SP), A

Decrement SP

LD (SP), F

Thus the external stack now appears as follows:



		SOURCE													
		IMPLIED				REGISTER				REG INDIRECT		INDEXED			
REGISTER	A	I	X	A	B	C	D	E	H	L	(R1)	(R2)	(R3)	EXT. ADDR	IMM8
		ED	57	LD	SE	78	78	78	78	78	78	78	78	7D	2A
						47	00	41	45	43	44	46	48	49	2B
														40	45
														40	45
														40	45
														40	45
DESTINATION														40	45
														40	45
														40	45
														40	45
														40	45
														40	45
														40	45
IMMEDIATE	(HL)					77	70	71	72	73	74	75			30
	(MC)						09								12
	(DE)							19							12
	HL+D								DD	DD	DD	DD		60	60
	HL+I								77	70	71	72		70	70
	INDEXED								70	70	71	72		70	70
	IMM8								70	70	71	72		70	70
EXT. ADDR	(ml)														
	I														
IMPLIED															
	R														

8 BIT LOAD GROUP

'LD'

TABLE 5.3-1

The POP instruction is the exact reverse of a PUSH. Notice that all PUSH and POP instructions utilize a 16-bit operand and the high order byte is always pushed first and popped last. That is:

PUSH BC is PUSH B then C

PUSH DE is PUSH D then E

PUSH HL is PUSH H then L

POP HL is POP L then H

The instruction using extended immediate addressing for the source obviously requires 2 bytes of data following the OP code. For example:

LDD E, 0659H

will be:

Address A	11	OP Code
A+1	59	Low order operand to register E
A+2	06	High order operand to register D

In all extended immediate or extended addressing modes, the low order byte always appears first after the OP code.

Table 5-3-3 lists the 16-bit exchange instructions implemented in the Z-80. OP code 08H allows the programmer to switch between the two pairs of accumulator flag registers while D9H allows the programmer to switch between the duplicate set of six general purpose registers. These OP codes are only one byte in length to absolutely minimize the time necessary to perform the exchange so that the duplicate banks can be used to effect very fast interrupt response times.

BLOCK TRANSFER AND SEARCH

Table 5-3-4 lists the extremely powerful block transfer instructions. All of these instructions operate with three registers.

HL points to the source location.

DE points to the destination location.

BC is a byte counter.

After the programmer has initialized these three registers, any of these four instructions may be used. The LDI (Load and Increment) instruction moves one byte from the location pointed to by HL to the location pointed to by DE. Register pairs HL and DE are then automatically incremented and are ready to point to the following locations. The byte counter (register pair BC) is also decremented at this time. This instruction is valuable when blocks of data must be moved but other types of processing are required between each move. The LDRI (Load, increment and repeat) instruction is an extension of the LDI instruction. The same load and increment operation is repeated until the byte counter reaches the count of zero. Thus, this single instruction can move any block of data from one location to any other.

Note that since 16-bit registers are used, the size of the block can be up to 64K bytes ($1K = 1024$) long and it can be moved from any location in memory to any other location. Furthermore the blocks can be overlapping since there are absolutely no constraints on the data that is used in the three register pairs.

The LDD and LDDR instructions are very similar to the LDI and LDRI. The only difference is that register pairs HL and DE are decremented after every move so that a block transfer starts from the highest address of the designated block rather than the lowest.

		SOURCE						IMM. EXT.	EXT. ADDR.	REG. INDR.
		REGISTER						nn	(nn)	(\$P)
REGISTER DESTINATION	AF									F1
	BC							01 n n	ED 4B n n	C1
	DE							11 n n	ED 5B n n	D1
	HL							21 n n	2A n n	E1
	SP				D9 n n		DD F9	FD F9	ED 7B n n	
	IX								DD 21 n n	DD 2A n n
	IY								FD 21 n n	FD 2A n n
	EXT. ADDR.	(nn)		ED 43 n n	ED 53 n n	22 a n	ED 73 n n	DD 22 n n	FD 22 n n	
PUSH INSTRUCTIONS	REG. INDR.	(SP)	FD	ED	ED	E5		DD E5	FD E5	
										POP INSTRUCTIONS

NOTE: The Push & Pop Instructions adjust the SP after every execution.

16 BIT LOAD GROUP
'LD'
'PUSH' AND 'POP'
 TABLE 5.3-2

		IMPLIED ADDRESSING					
		AF	CC, DE & HL	HL	IX	IY	
IMPLIED	AF	03					
	BC, DE & HL		D9				
	DE			ED			
REG. INDR.	(SP)			ED	DD E3	FD E3	

EXCHANGES
'EX' AND **'EXX'**
 TABLE 5.3-3

SOURCE			
	REG. INDIR.	(HL)	
DESTINATION	REG. INDIR.	(DE)	
AB		ED AI	'LDI' - Load (DE) \leftarrow (HL) Inc HL & DE, Dec PC
AB		ED B0	'LDI'R - Load (DE) \leftarrow (HL) Inc HL & DE, Dec PC, Repeat until BC = 0
AB		ED A8	'LDD' - Load (DE) \leftarrow (HL) Dec HL & DE, Dec BC
AB		ED B0	'LDDR' - Load (DE) \leftarrow (HL) Dec HL & DE, Dec PC, Repeat until BC = 0

Reg HL points to source
Reg DE points to destination
Reg BC is byte counter

CLOCK TRANSFER GROUP

TABLE 5.3-4

Table 5.3-5 specifies the OP codes for the four block search instructions. The first, CPI (compare and increment) compares the data in the accumulator with the contents of the memory location pointed to by register HL. The result of the compare is stored in one of the flag bits (see section 6.0 for a detailed explanation of the flag operations) and the HL register pair is then incremented and the byte counter (register pair BC) is decremented.

The instruction CPIR is merely an extension of the CPI instruction in which the compare is repeated until either a match is found or the byte counter (register pair BC) becomes zero. Thus, this single instruction can search the entire memory for any 8-bit character.

The CPD (Compare and Decrement) and CPDR (Compare, Decrement and Repeat) are similar instructions, their only difference being that they decrement HL after every compare so that they search the memory in the opposite direction. (The search is started at the highest location in the memory block).

It should be emphasized again that these block transfer and compare instructions are extremely powerful in string manipulation applications.

ARITHMETIC AND LOGICAL

Table 5.3-6 lists all of the 3-bit arithmetic operations that can be performed with the accumulator, also listed are the increment (INC) and decrement (DEC) instructions. In all of these instructions, except INC and DEC, the specified 8-bit operation is performed between the data in the accumulator and the source data specified in the table. The result of the operation is placed in the accumulator with the exception of compare (CP) that leaves the accumulator unaffected. All of these operations affect the flag register as a result of the specified operation. (Section 6.0 provides all of the details on how the flags are affected by any instruction type). INC and DEC instructions specify a register or a memory location as both source and destination of the result. When the source operand is addressed using the index registers the displacement must follow directly. With immediate addressing the actual operand will follow directly. For example the instruction:

AND 07H

would appear as:

Address A	E6	OP. Code
A+1	07	Operand

SEARCH LOCATION	
REG. INDIR.	
(HL)	
ED A1	'CPI' Inc HL, Dec BC
ED B1	'CPRI', Inc HL, Dec BC, repeat until BC = 0 or find match
ED A9	'CPD' Dec HL & BC
ED D9	'CPDA' Dec HL & BC Repeat until BC = 0 or find match

HL points to location in memory
to be compared with accumulated
content
BC is byte counter

BLOCK SEARCH GROUP

TABLE 5.3-5

Assuming that the accumulator contained the value F3H the result of 03H would be placed in the accumulator:

Acc before operation	1111 0011 = F3H
Operand	0000 0111 = 07H
Result to Acc	0000 0011 = 03H

The Add instruction (ADD) performs a binary add between the data in the source location and the data in the accumulator. The subtract (SUB) does a binary subtraction. When the add with carry is specified (ADC) or the subtract with carry (SBC), then the carry flag is also added or subtracted respectively. The flags and decimal adjust instruction (DAA) in the Z-80 (fully described in section 6.0) allow arithmetic operations for:

multiprecision packed BCD numbers

multiprecision signed or unsigned binary numbers

multiprecision two's complement signed numbers

Other instructions in this group are logical and (AND), logical or (OR), exclusive or (XOR) and compare (CP).

There are five general purpose arithmetic instructions that operate on the accumulator or carry flag. These five are listed in table 5.3-7. The decimal adjust instruction can adjust for subtraction as well as addition, thus making BCD arithmetic operations simple. Note that to allow for this operation the flag N is used. This flag is set if the last arithmetic operation was a subtract. The negate accumulator (NEG) instruction forms the two's complement of the number in the accumulator. Finally notice that a reset carry instruction is not included in the Z-80 since this operation can be easily achieved through other instructions such as a logical AND of the accumulator with itself.

Table 5.3-8 lists all of the 16-bit arithmetic operations between 16-bit registers. There are five groups of instructions including add with carry and subtract with carry. ADC and SBC affect all of the flags. These two groups simplify address calculation operations or other 16-bit arithmetic operations.

	REGISTER ADDRESSING								REG. INDIR.	INDEXED	IMMED.
	A	B	C	D	E	H	L	(HL)			
'ADD'	67	80	91	02	74	84	80	84	DD 86 d	FD 86 d	C3 n
'ADD w CARRY 'ADC'	05	89	93	64	80	8C	CD	8E	DD 8E d	FD 8E d	CE n
'SUBTRACT 'SUB'	67	90	97	92	63	94	93	92	DD 90 d	FD 93 d	DC n
'SUB w CARRY 'SCD'	05	63	62	04	60	9C	60	6E	DD 9E d	FD 9E d	DE n
'AND'	A7	AD	A1	A2	A3	AD	AB	AE	DD AD d	FD AD d	EE n
'XOR'	6E	AD	11	AA	AD	AD	AD	AE	DD AE d	FD AE d	EE n
'OR'	67	80	91	12	03	04	05	02	DD 86 d	FD 86 d	F5 n
'COMPARE 'C'	05	06	20	8A	00	00	00	00	DD 0E d	FD 0E d	FE n
'INCREMENT 'INC'	3C	00	00	00	1C	2E	2C	3B	DD 31 d	FD 31 d	FF n
'DECIMAL INCREMENT 'DEC'					1C	3D	3C	3B	DD 35 d	FD 35 d	FF n

8-BIT ARITHMETIC AND LOGIC

TABLE 5.3-6

Instruction Format: 1111 1111 1111 1111

Register Addressing: 1111 1111 1111 1111

Register Indirect Addressing: 1111 1111 1111 1111

Decimal Adjust Acc, 'DAA'	27	Set the 8085 CPU to convert decimal digits
Complement Acc, 'CPL'	27	Complements the current value of the CPU's accumulator
Negate Acc, 'NEG'	ED	Negates the current value of the CPU's accumulator
Complement Carry Flag, 'CCF'	3F	Complements the current value of the CPU's carry flag
Set Carry Flag, 'SCF'	37	Set the current value of the CPU's carry flag

GENERAL PURPOSE AF OPERATIONS

TABLE 6.3-7

SOURCE	REGISTER ADDRESSING								REG. INDIR.	INDEXED	IMMED
	A	B	C	D	E	H	L	(HL)			
'ADD'	07	00	01	02	03	04	05	06	DD 00 d	FD 00 d	CB n
'ADD w CARRY 'ADC'	07	00	00	00	00	00	00	00	DD 00 d	FD 00 d	CE n
'SUBTRACT 'SUB'	07	00	01	02	03	04	05	06	DD 00 d	FD 00 d	16 n
'SUB w CARRY 'SDC'	07	00	00	00	00	00	00	00	DD 00 d	FD 00 d	DC n
'AND'	A1	A0	A1	A2	A3	A4	A5	A6	DD A0 d	FD A0 d	EC n
'XOR'	A7	A0	A1	A2	A3	A4	A5	A6	DD AE d	FD AE d	EE n
'OR'	07	00	01	02	03	04	05	06	DD 00 d	FD 00 d	FD n
'COMPARE 'CP'	07	00	00	00	00	00	00	00	DD 00 d	FD 00 d	FE n
'INCREMENT 'INC'	30	02	00	00	10	20	30	40	DD 30 d	FD 30 d	
'DECREMENT 'DEC'	20	00	00	00	10	20	30	40	DD 20 d	FD 20 d	

8 BIT ARITHMETIC AND LOGIC

TABLE 5.2-6

8 bit arithmetic and logic operations are performed on the 8 bit data bus.

8 bit arithmetic and logic operations are performed on the 8 bit data bus.

8 bit arithmetic and logic operations are performed on the 8 bit data bus.

Decimal Adjust Acc, 'DAA'	27
Complement Acc, 'CPL'	28
Invert Acc, 'NOT'	29
Negate Acc, 'NEG'	30
(3's complement)	ED 41
Complement Carry Flag, 'CCF'	31
Set Carry Flag, 'SCF'	37

General purpose operations are performed on the 8 bit data bus. The operations are categorized into three groups: Arithmetic, Logical, and Bit Manipulation. The following table summarizes the general purpose operations:

GENERAL PURPOSE OF OPERATIONS

TABLE 5.3-7

		SOURCE						
		BC	DE	HL	SP	IX	IY	
DESTINATION	'ADD'	HL	09	19	29	39		
		IX	DD 09	DD 19		DD 39	DD 29	
		IY	FD 09	FD 19		FD 39		FD 29
	ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A		
	SUB WITH CARRY AND SET FLAGS 'SBC'	HL	ED 42	ED 52	ED 62	ED 72		
	INCREMENT 'INC'		03	13	23	33	DD 23	FD 23
	DECREMENT 'DEC'		0B	1B	2B	3B	DD 2B	FD 2B

16 BIT ARITHMETIC
TABLE 5.3-8

ROTATE AND SHIFT

A major capability of the Z-80 is its ability to rotate or shift data in the accumulator, any general purpose register, or any memory location. All of the rotate and shift OP codes are shown in table 5.3-9. Also included in the Z-80 are arithmetic and logical shift operations. These operations are useful in an extremely wide range of applications including integer multiplication and division. Two BCD digit rotate instructions (RRD and RLD) allow a digit in the accumulator to be rotated with the two digits in a memory location pointed to by register pair HL. (See figure 5.3-9). These instructions allow for efficient BCD arithmetic.


BIT MANIPULATION

The ability to set, reset and test individual bits in a register or memory location is needed in almost every program. These bits may be flags in a general purpose software routine, indications of external control conditions or data packed into memory locations to make memory utilization more efficient.

The Z-80 has the ability to set, reset or test any bit in the accumulator, any general purpose register or any memory location with a single instruction. Table 5.3-10 lists the 240 instructions that are available for this purpose. Register addressing can specify the accumulator or any general purpose register on which the operation is to be performed. Register indirect and indexed addressing are available to operate on external memory locations. Bit test operations set the zero flag (Z) if the tested bit is a zero. (Refer to section 6.0 for further explanation of flag operation).

JUMP, CALL AND RETURN


Figure 5.3-11 lists all of the jump, call and return instructions implemented in the Z-80 CPU. A jump is a branch in a program where the program counter is loaded with the 16-bit value as specified by one of the three available addressing modes (Immediate Extended, Relative or Register Indirect). Notice that the jump group has several different conditions that can be specified to be met before the jump will be made. If these conditions are not met, the program merely continues with the next sequential instruction. The conditions are all dependent on the data in the flag register. (Refer to section 6.0 for details on the flag register). The immediate extended addressing is used to jump to any location in the memory. This instruction requires three bytes (two to specify the 16-bit address) with the low order address byte first followed by the high order address byte.



ROTATES AND SHIFTS

TABLE 5.3-9

For example an unconditional Jump to memory location 3E32H would be:



The relative jump instruction uses only two bytes, the second byte is a signed two's complement displacement from the existing PC. This displacement can be in the range of +129 to -126 and is measured from the address of the instruction OP code.

Three types of register indirect jumps are also included. These instructions are implemented by loading the register pair HL or one of the index registers IX or IY directly into the PC. This capability allows for program jumps to be a function of previous calculations.

A call is a special form of a jump where the address of the byte following the call instruction is pushed onto the stack before the jump is made. A return instruction is the reverse of a call because the data on the top of the stack is popped directly into the PC to form a jump address. The call and return instructions allow for simple subroutine and interrupt handling. Two special return instructions have been included in the Z-80 family of components. The return from interrupt instruction (RETI) and the return from non maskable interrupt (RETN) are treated in the CPU as an unconditional return identical to the OP code C9H. The difference is that (RETI) can be used at the end of an interrupt routine and all Z-80 peripheral chips will recognize the execution of this instruction for proper control of nested priority interrupt handling. This instruction coupled with the Z-80 peripheral devices implementation simplifies the normal return from nested interrupt. Without this feature the following software sequence would be necessary to inform the interrupting device that the interrupt routine is completed:

		REGISTER ADDRESSING								REG. INDIR.	INDEXED		
				A	B	C	D	E	H	L	(HL)	IX(X)	IY(Y)
TEST '01'		0	CB 47	CB 40	CB 41	CB 42	CB 43	CB 44	CB 46	CB 45	DD CB 45	FD CB 44	
		1	CB 4F	CB 48	CB 49	CB 4A	CB 4B	CB 4C	CB 4D	CB 4E	DD CB 4E	FD CB 4A	
TEST '01'		2	CB 57	CB 52	CB 51	CB 52	CB 53	CB 54	CB 55	CB 56	CB 55	DD CB 55	FD CB 54
		3	CB 5F	CB 58	CB 59	CB 5A	CB 5B	CB 5C	CB 5D	CB 5E	CB 54	DD CB 54	FD CB 53
TEST '01'		4	CB 67	CB 60	CB 61	CB 62	CB 63	CB 64	CB 65	CB 66	CB 65	DD CB 65	FD CB 64
		5	CB C7	CB 63	CB 64	CB 65	CB 66	CB 67	CB 68	CB 69	CB 68	DD CB AE	FD CB CE
TEST '01'		6	CB 77	CB 70	CB 71	CB 72	CB 73	CB 74	CB 75	CB 76	CB 75	DD CB 75	FD CB 76
		7	CB 7F	CB 73	CB 72	CB 7A	CB 7B	CB 7C	CB 7D	CB 7E	CB 7D	DD CB 74	FD CB 75
RESET '00'		0	CB B7	CB 80	CB 81	CB 82	CB 83	CB 84	CB 85	CB 86	CB 85	DD CB 85	FD CB 84
		1	CB 9F	CB 83	CB 84	CB 85	CB 86	CB 87	CB 88	CB 89	CB 88	DD CB BE	FD CB 84
RESET '00'		2	CB 97	CB 89	CB 90	CB 92	CB 93	CB 94	CB 95	CB 96	CB 95	DD CB 95	FD CB 96
		3	CB 0F	CB 9U	CB 92	CB 94	CB 95	CB 96	CB 97	CB 98	CB 97	DD CB 97	FD CB 98
SET '01'		4	CB A7	CB A0	CB A1	CB A2	CB A3	CB A4	CB A5	CB A6	CB A5	DD CB AE	FD CB AF
		5	CB 7F	CB A0	CB A2	CB A3	CB A4	CB A5	CB A6	CB A7	CB A6	DD CB 7F	FD CB 7E
SET '01'		6	CB B7	CB B0	CB B1	CB B2	CB B3	CB B4	CB B5	CB B6	CB B5	DD CB BB	FD CB BA
		7	CB BF	CB B0	CB B1	CB B2	CB B3	CB B4	CB B5	CB B6	CB B5	DD CB BE	FD CB BE
SET '01'		0	CB C7	CB C0	CB C1	CB C2	CB C3	CB C4	CB C5	CB C6	CB C5	DD CB C5	FD CB C4
		1	CB C1	CB C0	CB C1	CB C2	CB C3	CB C4	CB C5	CB C6	CB C5	DD CB C6	FD CB C5
SET '01'		2	CB D7	CB D0	CB D1	CB D2	CB D3	CB D4	CB D5	CB D6	CB D5	DD CB D5	FD CB D4
		3	CB DF	CB D0	CB D1	CB DA	CB DB	CB DC	CB DD	CB DE	CB DE	DD CB DF	FD CB DE
SET '01'		4	CB E7	CB E0	CB E1	CB E2	CB E3	CB E4	CB E5	CB E6	CB E5	DD CB EA	FD CB EB
		5	CB EF	CB E0	CB E1	CB FA	CB EC	CB ED	CB EE	CB EE	CB EE	DD CB EE	FD CB FF
SET '01'		6	CB F7	CB F0	CB F1	CB F2	CB F3	CB F4	CB F5	CB F6	CB F5	DD CB F5	FD CB F6
		7	CB FF	CB F0	CB F1	CB FA	CB F6	CB FC	CB FD	CB FE	CB FE	DD CB FE	FD CB FF

BIT MANIPULATION GROUP

TABLE 5.3-10

Disable Interrupt -- prevent interrupt before
 routine is exited.
 LD A, n -- notify peripheral that service
 OUT n, A routine is complete
 Enable Interrupt
 Return

This seven byte sequence can be replaced with the one byte EI instruction and the two byte RETI instruction in the Z80. This is important since interrupt service time often must be minimized.

To facilitate program loop control the instruction DJNZ e can be used advantageously. This two byte, relative jump instruction decrements the B register and the jump occurs if the B register has not been decremented to zero. The relative displacement is expressed as a signed two's complement number. A simple example of its use might be:

Address	Instruction	Comments
N, N + 1	LD B, 7	; set B register to count of 7
N + 2 to N + 9	(Perform a sequence of instructions)	; loop to be performed 7 times
N + 10, N + 11	DJNZ -8	; to jump from N + 12 to N + 2
N + 12	(Next Instruction)	

CONDITION

			UN- COND	CARRY	NON- CARRY	ZERO	NON- ZERO	PARITY EVEN	PARITY ODD	SIGN NEG	SIGN POS	REQ B/F
JUMP 'JP'	IMMED. EXT.	nn	C3 n n	DA n n	D2 n n	CA n n	C2 n n	EA n n	E2 n n	FA n n	F2 n n	
JUMP 'JR'	RELATIVE	PC+e	1B e-2	33 e-2	30 e-2	2B e-2	20 e-2					
JUMP 'JP'		(HL)	E9									
JUMP 'JP'	REG. INDIR.	(IX)	DD E9									
JUMP 'JP'		(IY)	FD E9									
'CALL'	IMMED. EXT.	nn	C0 n n	DC n n	D8 n n	CD n n	C4 n n	EC n n	E4 n n	FC n n	F4 n n	
DECREMENT B, JUMP IF NON ZERO 'DJNZ'	RELATIVE	PC+e										10 e-2
RETURN 'RET'	REGISTER INDIR.	(SP) (SP+1)	C1	D3	D0	C3	C0	E8	E0	FB	FO	
RETURN FROM INT 'RETI'	REG. INDIR.	(SP) (SP+1)	ED	4D								
RETURN FROM NON MASKABLE INT 'RETN'	REG. INDIR.	(SP) (SP+1)	ED	45								

NOTE—CERTAIN
FLAGS HAVE MORE
THAN ONE PURPOSE.
REFER TO SECTION
8.0 FOR DETAILS

JUMP, CALL and RETURN GROUP

TABLE 5.3-11

Table 5.3-12 lists the eight OP codes for the restart instruction. This instruction is a single byte call to any of the eight addresses listed. The simple mnemonic for these eight calls is also shown. The value of this instruction is that frequently used routines can be called with this instruction to minimize memory usage.

		OP CODE	
CALL ADDRESS	0000 _H	C7	'RST 0'
	0008 _H	CF	'RST 8'
	0010 _H	D7	'RST 16'
	0018 _H	DF	'RST 24'
	0020 _H	E7	'RST 32'
	0028 _H	EF	'RST 40'
	0030 _H	F7	'RST 48'
	0038 _H	FF	'RST 56'

RESTART GROUP
TABLE 5.3-12

INPUT/OUTPUT

The Z-80 has an extensive set of Input and Output instructions as shown in table 5.3-13 and table 5.3-14. The addressing of the input or output device can be either absolute or register indirect, using the C register. Notice that in the register indirect addressing mode data can be transferred between the I/O devices and any of the internal registers. In addition eight block transfer instructions have been implemented. These instructions are similar to the memory block transfers except that they use register pair HL for a pointer to the memory source (output commands) or destination (input commands) while register B is used as a byte counter. Register C holds the address of the port for which the input or output command is desired. Since register B is eight bits in length, the I/O block transfer command handles up to 256 bytes.

In the instructions IN A, n and OUT n, A the I/O device address n appears in the lower half of the address bus (A₀-A₇) while the accumulator content is transferred in the upper half of the address bus. In all register indirect input output instructions, including block I/O transfers the content of register C is transferred to the lower half of the address bus (device address) while the content of register B is transferred to the upper half of the address bus.


		SOURCE PORT ADDRESS	
		IMMEDIATE	REG. INDIR.
		(n)	(c)
INPUT DESTINATION	INPUT IN	A	ED B
		B	ED 40
		C	ED 4B
		D	ED 60
		E	ED 63
		F	ED C3
		G	ED C3
		H	ED A2
		I	ED B2
'INH'—INPUT P, Inc HL, Dec D	REG, INDIR	(HL)	ED AA
'INR'—INPUT, Inc HL, Dec D, REPEAT IF B>0	REG, INDIR	(HL)	ED BA
'IND'—INPUT & Dec HL, Dec D	REG, INDIR	(HL)	ED AA
'INDR'—INPUT1, D< HL, Dec D, REPEAT IF B>0	REG, INDIR	(HL)	ED BA

INPUT GROUP
TABLE 5.3-10

BLOCK INPUT
COMMANDS

CPU CONTROL GROUP

The final table, table 5.3-15 illustrates the six general purpose CPU control instructions. The NOP is a do-nothing instruction. The HALT instruction suspends CPU operation until a subsequent interrupt is received, while the DI and EI are used to lock out and enable interrupts. The three interrupt mode commands set the CPU into any of the three available interrupt response modes as follows. If mode zero is set the interrupting device can insert any instruction on the data bus and allow the CPU to execute it. Mode 1 is a simplified mode where the CPU automatically executes a restart (RST) to location 0038H so that no external hardware is required. (The old FC content is pushed onto the stack). Mode 2 is the most powerful in that it allows for an indirect call to any location in memory. With this mode the CPU forms a 16-bit memory address where the upper 8-bits are the content of register I and the lower 8-bits are supplied by the interrupting device. This address points to the first of two sequential bytes in a table where the address of the service routine is located. The CPU automatically obtains the starting address and performs a CALL to this address.



SOURCE

'OUT'	IMMED.	(n)	REGISTER								REG. IND.
			A	B	C	D	E	H	L	(HL)	
			ED 70	ED 41	ED 49	ED 51	ED 69	ED 61	ED 6B		
'OUTI' – OUTPUT Inc HL, Dec b	REQ. IND.	(C)									ED A3
'OTIR' – OUTPUT, Inc HL, Dec B, REPEAT IF B≠0	REQ. IND.	(C)									ED B3
'OUTD' – OUTPUT Dec HL & B	REQ. IND.	(C)									ED AD
'OTDR' – OUTPUT, Dec HL & B, REPEAT IF B≠0	REQ. IND.	(C)									ED BB

PORT
DESTINATION
ADDRESS

BLOCK
OUTPUT
COMMANDS

OUTPUT GROUP

TABLE 5.3-14

'HOP'	00	
'WALT'	78	
DISABLE INT '(D)'	F3	
ENABLE INT '(E)'	FB	
SET INT MODE 0 'IM0'	ED 45	8080A MODE
SET INT MODE 1 'IM1'	ED 60	CALL TO LOCATION 0038 _H
SET INT MODE 2 'IM2'	ED 6E	INDIRECT CALL USING REGISTER I AND 8 BITS FROM INTERRUPTING DEVICE AS A POINTER.

MISCELLANEOUS CPU CONTROL

TABLE 5.3-15

-BLANK-

6.0 FLAGS

Each of the two Z-80 CPU Flag registers contains six bits of information which are set or reset by various CPU operations. Four of these bits are testable; that is, they are used as conditions for jump, call or return instructions. For example a jump may be desired only if a specific bit in the flag register is set. The four testable flag bits are:

- 1) **Carry Flag (C)** – This flag is the carry from the highest order bit of the accumulator. For example, the carry flag will be set during an add instruction where a carry from the highest bit of the accumulator is generated. This flag is also set if a borrow is generated during a subtraction instruction. The shift and rotate instructions also affect this bit.
- 2) **Zero Flag (Z)** – This flag is set if the result of the operation loaded a zero into the accumulator. Otherwise it is reset.
- 3) **Sign Flag (S)** – This flag is intended to be used with signed numbers and it is set if the result of the operation was negative. Since bit 7 (MSB) represents the sign of the number (A negative number has a 1 in bit 7), this flag stores the state of bit 7 in the accumulator.
- 4) **Parity/Overflow Flag (P/V)** – This dual purpose flag indicates the parity of the result in the accumulator when logical operations are performed (such as AND A, B) and it represents overflow when signed two's complement arithmetic operations are performed. The Z-80 overflow flag indicates that the two's complement number in the accumulator is in error since it has exceeded the maximum possible (+127) or is less than the minimum possible (-128) number than can be represented in two's complement notation. For example consider adding:

$$\begin{array}{r} +120 = 0111\ 1000 \\ +105 = 0110\ 1001 \\ \hline C = 0\ 1110\ 0001 = -95 \text{ (wrong)} \end{array} \text{ Overflow has occurred}$$

Here the result is incorrect. Overflow has occurred and yet there is no carry to indicate an error. For this case the overflow flag would be set. Also consider the addition of two negative numbers:

$$\begin{array}{r} -5 = 1111\ 1011 \\ -16 = 1111\ 0000 \\ \hline C = 1\ 1110\ 1011 = -21 \text{ correct} \end{array}$$

Notice that the answer is correct but the carry is set so that this flag can not be used as an overflow indicator. In this case the overflow would not be set.

For logical operations (AND, OR, XOR) this flag is set if the parity of the result is even and it is reset if it is odd.

There are also two non-testable bits in the flag register. Both of these are used for BCD arithmetic. They are:

- 1) **Half carry (H)** – This is the BCD carry or borrow result from the least significant four bits of operation. When using the DAA (Decimal Adjust Instruction) this flag is used to correct the result of a previous packed decimal add or subtract.
- 2) **Subtract Flag (N)** – Since the algorithm for correcting BCD operations is different for addition or subtraction, this flag is used to specify what type of instruction was executed last so that the DAA operation will be correct for either addition or subtraction.

The Flag register can be accessed by the programmer and its format is as follows:

S	Z	X	H	X	P/V	N	C
---	---	---	---	---	-----	---	---

X means flag is indeterminate.

Table 6.0-1 lists how each flag bit is affected by various CPU instructions. In this table a '*' indicates that the instruction does not change the flag, an 'X' means that the flag goes to an indeterminate state, a '0' means that it is reset, a '1' means that it is set and the symbol 't' indicates that it is set or reset according to the previous discussion. Note that any instruction not appearing in this table does not affect any of the flags.

Table 6.0-1 includes a few special cases that must be described for clarity. Notice that the block search instruction sets the Z flag if the last compare operation indicated a match between the source and the accumulator data. Also, the parity flag is set if the byte counter (register pair BC) is not equal to zero. This same use of the parity flag is made with the block move instructions. Another special case is during block input or output instructions, here the Z flag is used to indicate the state of register B which is used as a byte counter. Notice that when the I/O block transfer is complete, the zero flag will be reset to a zero (i.e. R=0) while in the case of a block move command the parity flag is reset when the operation is complete. A final case is when the refresh or i register is loaded into the accumulator, the interrupt enable flip flop is loaded into the parity flag so that the complete state of the CPU can be saved at any time.

Instruction	C	Z	V	S	N	H	Comments
ADD A, s; ADC A,s	†	†	V	†	0	†	8-bit add or add with carry
SUB s; SBC A, s, CP s, NEG	†	†	V	†	1	†	8-bit subtract, subtract with carry, compare and negate accumulator
AND s	0	†	P	†	0	1	Logical operations
OR s; XOR s	0	†	P	†	0	0	And set's different flags
INC s	•	†	V	†	0	†	8-bit increment
DEC m	•	†	V	†	1	†	8-bit decrement
ADD DD, ts	†	•	•	0	0	X	16-bit add
ADC HL, ss	†	†	V	†	0	X	16-bit add with carry
SBC HL, ss	†	†	V	†	1	X	16-bit subtract with carry
RLA; RLCA, RRA, RRCA	†	•	•	0	0		Rotate accumulator
RL m; RLC m; RR m; RRC m	†	†	P	†	0		Rotate and shift location m
SLA m; SRA m; SRL m							
RLD, RRD	•	†	P	†	0	0	Rotate digit left and right
DAA	†	†	P	†	0	†	Decimal adjust accumulator
CPL	•	•	•	0	1	1	Complement accumulator
SCF	1	0	•	0	0	0	Set carry
CCF	†	•	•	0	X		Complement carry
IN r, (C)	•	†	P	†	0	0	Input register indirect
INI; IND; OUTI; OUTD	•	†	X	X	1	X	Block input and output
INR; INDR; OTIR; OTDR	•	1	X	X	1	X	Z = 0 if B ≠ 0 otherwise Z = 1
LDI, LDD	•	X	†	X	0	0	Block transfer instructions
LDIIR, LDDDR	•	X	0	X	0	0	P/V = 1 if BC ≠ 0, otherwise P/V = 0
CPI, CPIR, CPD, CPDR	•	†	†	1	X		Block search instructions Z = 1 if A = (HL), otherwise Z = 0 P/V = 1 if BC ≠ 0, otherwise P/V = 0
LD A, I; LD A, R	•	†	IFF	†	0	0	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	•	†	X	X	0	†	The state of bit b of location s is copied into the Z flag
NEG	†	†	V	†	1	†	Negate accumulator

The following notation is used in this table:

Symbol	Operation
C	Carry/link flag. C=1 if the operation produced a carry from the MSD of the operand or result.
Z	Zero flag. Z=1 if the result of the operation is zero.
S	Sign flag. S=1 if the MSB of the result is one.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow.
H	Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from into bit 4 of the accumulator.
N	Accumulator flag. H=1 if the previous operation was a subtract.
	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.
†	The flag is affected according to the result of the operation.
•	The flag is unchanged by the operation.
0	The flag is reset by the operation.
1	The flag is set by the operation.
X	The flag is a "don't care."
V	P/V flag affected according to the overflow result of the operation.
P	P/V flag affected according to the parity result of the operation.
r	Any one of the CPU registers A, B, C, D, E, H, L.
s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
m	Any 16-bit location for all the addressing modes allowed for that instruction.
I	Any one of the two index registers IX or IY.
R	Refresh counter.
n	8-bit value in range <0, 255>
nn	16-bit value in range <0, 65535>
na	Any 8-bit location for all the addressing modes allowed for the particular instruction.

SUMMARY OF FLAG OPERATION
TABLE 6.0-1

-BLANK-

7.0 SUMMARY OF OP CODES AND EXECUTION TIMES

The following section gives a summary of the Z-80 instructions set. The instructions are logically arranged into groups as shown on tables 7.0-1 through 7.0-11. Each table shows the assembly language mnemonic OP code, the actual OP code, the symbolic operation, the content of the flag register following the execution of each instruction, the number of bytes required for each instruction as well as the number of memory cycles and the total number of T states (external clock periods) required for the fetching and execution of each instruction. Care has been taken to make each table self-explanatory without requiring any cross reference with the test or other tables.

Mnemonic	Symbolic Operation	Flags					OP-Code	No. of Bytes	No. of M Cycles	No. of T Cycles	Comments	
		C	Z	P/V	S	N						
LD r, r'	r ← r'	•	•	•	•	•	01 r r'	1	1	4	r, r' Reg.	
LD r, n	r ← n	•	•	•	•	•	00 r 110	2	2	7	000 B	
							~ n ~				001 C	
LD r, (HL)	r ← (HL)	•	•	•	•	•	01 r 110	1	2	7	010 D	
LD r, (IX+d)	r ← (IX+d)	•	•	•	•	•	11 011 101	3	5	19	011 E	
							01 r 110				100 B	
							~ d ~				101 L	
LD r, (IY+d)	r ← (IY+d)	•	•	•	•	•	11 111 101	3	5	19	111 A	
							01 r 110					
							~ d ~					
LD (HL), r	(HL) ← r	•	•	•	•	•	01 110 r	1	2	7		
LD (IX+d), r	(IX+d) ← r	•	•	•	•	•	11 011 101	3	5	19		
							01 110 r					
							~ d ~					
LD (IY+d), r	(IY+d) ← r	•	•	•	•	•	11 111 101	3	5	19		
							01 110 r					
							~ d ~					
LD (HL), n	(HL) ← n	•	•	•	•	•	00 110 110	2	3	10		
							~ n ~					
LD (IX+d), n	(IX+d) ← n	•	•	•	•	•	11 011 101	4	5	19		
							00 110 110					
							~ d ~					
							~ n ~					
LD (IY+d), n	(IY+d) ← n	•	•	•	•	•	11 111 101	4	5	19		
							00 110 110					
							~ d ~					
							~ n ~					
LD A, (BC)	A ← (BC)	•	•	•	•	•	00 001 010	1	2	7		
LD A, (DE)	A ← (DE)	•	•	•	•	•	00 011 010	1	2	7		
LD A, (nn)	A ← (nn)	•	•	•	•	•	00 111 010	3	4	13		
							~ n ~					
							~ n ~					
LD (BC), A	(BC) ← A	•	•	•	•	•	00 000 010	1	2	7		
LD (DE), A	(DE) ← A	•	•	•	•	•	00 010 010	1	2	7		
LD (nn), A	(nn) ← A	•	•	•	•	•	00 110 010	3	4	13		
							~ n ~					
							~ n ~					
LD A, I	A ← I	•	•	I	FF	•	0 0	11 101 101	2	2	9	
								01 010 111				
LD A, R	A ← R	•	•	I	FF	•	0 0	11 101 101	2	2	9	
								01 011 111				
LD I, A	I ← A	•	•	•	•	•	0 0	11 101 101	2	2	9	
								01 000 111				
LD R, A	R ← A	•	•	•	•	•	0 0	11 101 101	2	2	9	
								01 001 111				

Notes: r, r' means any of the registers A, B, C, D, E, H, L.

IFF: the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.

‡ = flag is affected according to the result of the operation.

8-BIT LOAD GROUP
TABLE 7.0-1

Mnemonic	Symbolic Operation	Flags				Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V _H	B					
LD dd, nn	dd ← nn	•	•	•	•	00 400 001	3	3	10	# Par
						— n —				00 BC
						11 011 101	4	4	14	01 DE
						00 100 001				10 HL
						— n —				11 SP
LD IX, nn	IX ← nn	•	•	•	•	11 111 101	5	4	14	
						00 100 001				
						— n —				
LD IY, nn	IY ← nn	•	•	•	•	11 111 101	5	4	14	
						00 100 001				
						— n —				
LD HL, (nn)	H ← (nn+1) L ← (nn)	•	•	•	•	00 101 010	3	3	16	
						— n —				
						— n —				
LD dd, (nn)	dd _H ← (nn+1) dd _L ← (nn)	•	•	•	•	11 101 101	3	6	20	
						01 101 011				
						— n —				
LD IX, (nn)	IY _H ← (nn+1) IY _L ← (nn)	•	•	•	•	11 011 101	4	6	20	
						00 101 010				
						— n —				
LD (nn), HL	(nn+1) ← H (nn) ← L	•	•	•	•	00 101 010	3	3	16	
						— n —				
						— n —				
LD (nn), JJ	(nn+1) ← dd _H (nn) ← dd _L	•	•	•	•	11 101 101	4	6	20	
						01 101 011				
						— n —				
LD (nn), IX	(nn+1) ← IY _H (nn) ← IY _L	•	•	•	•	11 011 101	4	6	20	
						00 100 010				
						— n —				
LD (nn), IY	(nn+1) ← IY _H (nn) ← IY _L	•	•	•	•	11 111 101	4	6	20	
						00 100 010				
						— n —				
LD SP, HL	SP ← HL	•	•	•	•	11 111 001	1	1	6	
LD SP, IX	SP ← IX	•	•	•	•	11 011 101	2	2	10	
						11 111 001				
LD SP, IY	SP ← IY	•	•	•	•	11 111 101	2	2	10	
						11 111 001				
PUSH qq	(SP-2) ← qq _H (SP-1) ← qq _L	•	•	•	•	11 011 101	1	3	11	# Par
						— qq —				00 BC
POP IX	IY _H ← (SP+1) IY _L ← (SP+0)	•	•	•	•	11 011 101	2	4	14	01 DE
						11 100 001				10 HL
POP IY	IY _H ← (SP+1) IY _L ← (SP+0)	•	•	•	•	11 111 101	2	4	14	11 AF
BSR #4	qq _H ← (SP+1) qq _L ← (SP+0)	•	•	•	•	11 000 001	1	3	10	
BSR IX	IY _H ← (SP+1) IY _L ← (SP+0)	•	•	•	•	11 011 101	2	4	14	
						11 100 001				
POP IY	IY _H ← (SP+1) IY _L ← (SP+0)	•	•	•	•	11 111 101	2	4	14	
						11 100 001				

Notes: dd is any of the register pairs BC, DK, HL, SP
 qq is any of the register pairs AF, EC, DI, HL
 qq_H refers to high order and low order eight bits of the register pair respectively.
 E.g. EC_L = C, AF_H = A

Flag Notes: 0 = flag not affected, 1 = flag set, X = flag is unknown,
 \$ flag is affected according to the result of the operation.

16-BIT LOAD GROUP

TABLE 7-0-2

Mnemonic	Symbolic Operation	Flags					Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V	S	N					
EX DE, HL	DE \leftrightarrow HL	•	•	•	•	•	11 101 011	1	1	4	
EX AF, AF'	AF \leftrightarrow AF'	•	•	•	•	•	00 001 000	1	1	4	
EXX	(BC) \leftrightarrow (DE), (DE) \leftrightarrow (HL)	•	•	•	•	•	11 011 001	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	HL \leftrightarrow (SP+1)	•	•	•	•	•	11 100 011	1	5	19	
	L \leftrightarrow (SP)										
EX (SP), IX	IX _H \leftrightarrow (SP+1)	•	•	•	•	•	11 011 101	2	6	23	
	IX _L \leftrightarrow (SP)						11 100 011				
EX (SP), IY	IY _H \leftrightarrow (SP+1)	•	•	•	•	•	11 111 101	2	6	23	
	IY _L \leftrightarrow (SP)						11 100 011				
LDI	(DE) \leftarrow (HL)	•	•	1	•	0	11 101 101	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
	DE \leftarrow DE-1						10 100 000				
	HL \leftarrow HL+1										
	BC \leftarrow BC-1										
LDIR	(DE) \leftarrow (HL)	•	•	0	•	0	11 101 101	2	5	21	If BC \neq 0
	DE \leftarrow DE-1						10 110 000	2	4	16	If BC = 0
	HL \leftarrow HL+1										
	BC \leftarrow BC-1										
	Repeat until BC = 0										
LDD	(DE) \leftarrow (HL)	•	•	1	•	0	11 101 101	2	4	16	
	DE \leftarrow DE-1						10 101 000				
	HL \leftarrow HL-1										
	BC \leftarrow BC-1										
LDDR	(DE) \leftarrow (HL)	•	•	0	•	0	11 101 101	2	5	21	If BC \neq 0
	DE \leftarrow DE-1						10 111 000	2	4	16	If BC = 0
	HL \leftarrow HL-1										
	BC \leftarrow BC-1										
	Repeat until BC = 0										
CPI	A \leftarrow (HL)	•	1	1	1	1	11 101 101	2	4	16	
	HL \leftarrow HL+1						10 100 001				
	BC \leftarrow BC-1										
CPTR	A \leftarrow (HL)	•	1	1	1	1	11 101 101	2	5	21	If BC \neq 0 and A \neq (HL)
	HL \leftarrow HL+1						10 110 001	2	4	16	If BC = 0 or A = (HL)
	BC \leftarrow BC-1										
	Repeat until A = (HL) or BC = 0										
CPD	A \leftarrow (HL)	•	1	1	1	1	11 101 101	2	4	16	
	HL \leftarrow HL-1						10 101 001				
	BC \leftarrow BC-1										
CPDR	A \leftarrow (HL)	•	1	1	1	1	11 101 101	2	5	21	If BC \neq 0 and A \neq (HL)
	HL \leftarrow HL-1						10 111 001	2	4	16	If BC = 0 or A = (HL)
	BC \leftarrow BC-1										
	Repeat until A = (HL) or BC = 0										

Notes: ① P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1

② Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
1 = flag is affected according to the result of the operation.

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

TABLE 7.0-3

Mnemonic	Symbolic Operation	Flags					Op-Code				No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	P	V	S	N	H	76	543	210			
ADD A, r	A ← A + r	1	1	V	1	0	1	10 [000] r	1	1	1	4	r	Reg.
ADD A, n	A ← A + n	1	1	V	1	0	1	11 [000] 110	2	2	2	7	000	B
ADD A, (HL)	A ← A + (HL)	1	1	V	1	0	1	10 [000] 110	1	2	2	7	001	C
ADD A, (IX+d)	A ← A + (IX+d)	1	1	V	1	0	1	11 011 101	3	5	19	19	010	D
								10 [000] 110					011	E
								~ d ~					100	H
								~ 4 ~					101	L
ADD A, (IY+d)	A ← A + (IY+d)	1	1	V	1	0	1	11 111 101	3	5	19	19	111	A
								10 [000] 110						
ADC A, s	A ← A + s CY	1	1	V	1	0	1	[001]					s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction	
SUB r	A ← A - r	1	1	V	1	1	1	[010]						
SDC A, s	A ← A - s CY	1	1	V	1	1	1	[011]						
AND r	A ← A & r	0	1	P	1	0	1	[100]						
OR r	A ← A ∨ r	0	1	P	1	0	0	[110]						
XOR r	A ← A ⊕ r	0	1	P	1	0	0	[101]						
CP r	A ← r	1	1	V	1	1	1	[111]						
INC r	t ← r + 1	*	1	V	1	0	1	00 r [100]	1	1	1	4		
INC (HL)	(HL) ← (HL)+1	*	1	V	1	0	1	00 [100] [100]	1	3	3	11		
INC (IX+d)	(IX+d) ← (IX+d)+1	*	1	V	1	0	1	11 011 101	3	6	23	23		
								00 110 [100]						
								~ d ~						
INC (IY+d)	(IY+d) ← (IY+d)+1	*	1	V	1	0	1	11 111 101	3	6	23	23		
								00 110 [100]						
								~ d ~						
DEC m	m ← m - 1	*	1	V	1	1	1	[111]					m is any of r, (HL), (IX+d), (IY+d) as shown for INC. Same format and states as INC. Replace 100 with 101 in OP code.	

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity, V = 1 means overflow, V = 0 means no overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notations: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, | = flag is affected according to the result of the operation.

8-BIT ARITHMETIC AND LOGICAL GROUP
TABLE 7.0-4

Mnemonic	Symbolic Operation	Flags					Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V	S	N					
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands	t	t	P	t	•	t 00 100 111	1	1	4	Decimal adjust accumulator
CPL	A $\leftarrow \bar{A}$	•	•	•	•	1	t 00 101 111	1	1	4	Complement accumulator (one's complement)
NEG	A $\leftarrow 0 - A$	t	t	V	t	1	t 11 101 101 01 000 100	2	2	8	Negate acc. (two's complement)
CCF	CY $\leftarrow \bar{CY}$	t	•	•	•	0	X 00 111 111	1	1	4	Complement carry flag
SCF	CY $\leftarrow 1$	1	•	•	•	0	0 00 110 111	1	1	4	Set carry flag
NOP	No operation	•	•	•	•	•	0 00 000 000	1	1	4	
HALT	CPU halted	•	•	•	•	•	0 01 110 110	1	1	4	
DI	IFF $\leftarrow 0$	•	•	•	•	•	11 110 011	1	1	4	
EI	IFF $\leftarrow 1$	•	•	•	•	•	11 111 011	1	1	4	
IM 0	Set interrupt mode 0	•	•	•	•	•	11 101 101 01 000 110	2	2	8	
IM 1	Set interrupt mode 1	•	•	•	•	•	11 101 101 01 010 110	2	2	8	
IM2	Set interrupt mode 2	•	•	•	•	•	11 101 101 01 011 110	2	2	8	

Notes: IFF indicates the interrupt enable flip-flop
 CY indicates the carry flip-flop.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 t = flag is affected according to the result of the operation.

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS
 TABLE 7.0-5

Mnemonic	Symbolic Operation	Flags				Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V _M	S					
ADD HL, <i>ss</i>	HL ← HL + <i>ss</i>	t	t	*	*	0 X 00 ss 001	1	3	11	# Reg.
ADC HL, <i>ss</i>	HL ← HL + <i>ss</i> + CY	t	t	V	t	0 X 11 101 101	2	4	13	00 BC
SBC HL, <i>ss</i>	HL ← HL - <i>ss</i> - CY	t	t	V	t	1 X 11 101 101	2	4	15	01 DE
ADD IX, <i>pp</i>	IX ← IX + <i>pp</i>	t	t	*	*	0 X 11 011 101	2	4	15	10 HL
						00 pp1 001				11 SP
ADD IY, <i>rr</i>	IY ← IY + <i>rr</i>	t	t	*	*	0 X 11 111 101	2	4	15	# Reg.
						00 rr1 001				00 BC
										01 DE
										10 IY
										11 SP
INC <i>ss</i>	<i>ss</i> ← <i>ss</i> + 1	*	*	*	*	* * 00 ss0 011	1	1	6	
INC IX	IX ← IX + 1	*	*	*	*	* * 11 011 101	2	2	10	
INC IY	IY ← IY + 1	*	*	*	*	* * 00 100 011				
DEC <i>ss</i>	<i>ss</i> ← <i>ss</i> - 1	*	*	*	*	* * 11 111 101	2	2	10	
						00 100 011				
DEC IX	IX ← IX - 1	*	*	*	*	* * 11 011 101	2	2	10	
DEC IY	IY ← IY - 1	*	*	*	*	* * 00 101 011	2	2	10	
						11 111 101				
						00 101 011				

Notes: *ss* is any of the register pairs BC, DE, HL, SP

pp is any of the register pair BC, DE, IX, SP

rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set. X = flag is unknown.
t = flag is affected according to the result of the operation.

16-BIT ARITHMETIC GROUP TABLE 7.0-6

Mnemonic	Symbolic Operation	Flags				Op-Code				No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	V	S	N	H	76	543					
RLCA		t	•	•	•	0	0	00	000	111	1	1	4	Rotate left circular accumulator
RLA		t	•	•	•	0	0	00	010	111	1	1	4	Rotate left accumulator
RRCA		t	•	•	•	0	0	00	001	111	1	1	4	Rotate right circular accumulator
RRA		t	•	•	•	0	0	00	011	111	1	1	4	Rotate right accumulator
RLC r		t	t	P	t	0	0	11	001	011	2	2	8	Rotate left circular register r
RLC (HL)		t	t	P	t	0	0	11	001	011	2	4	15	r = Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IX+d)		t	t	P	t	0	0	11	011	101	4	6	23	d → 00 [reg] 110
RLC (IY+d)		t	t	P	t	0	0	11	111	101	4	6	23	d → 11 [reg] 110
RL m		t	t	P	t	0	0	[010]						Instruction format and states are as shown for RLC.m. To form new OP-code replace [000] of RLC.m with shown code
RRC m		t	t	P	t	0	0	[011]						
RR m		t	t	P	t	0	0	[011]						
SLA m		t	t	P	t	0	0	[100]						
SRA m		t	t	P	t	0	0	[101]						
SRL m		t	t	P	t	0	0	[111]						
RLD		t	t	P	t	0	0	11	101	101	2	5	18	Rotate digit left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected.
RRD		t	t	P	t	0	0	11	101	101	2	5	18	

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 t = flag is affected according to the result of the operation.

ROTATE AND SHIFT GROUP
 TABLE 7.0-7

Mnemonic	Symbolic Operation	Flags					Op-Codes				No. of Bytes	No. of M Cycles	No. of T States	Comments	
		C	Z	P/V	S	N	H	76	543	210				t	Rep.
BIT b, r	$Z \leftarrow \overline{r}_b$	*	t	X	X	0	1	11 001 011			2	2	8	t	
								01 b r						000	B
BIT b, (HL)	$Z \leftarrow \overline{(HL)}_b$	*	t	X	X	0	1	11 001 011			2	3	12		
								01 b 110						001	C
BIT b, (IX+d)	$Z \leftarrow \overline{(IX+d)}_b$	*	t	X	X	0	1	11 011 101			4	5	20		
								11 001 011						010	D
								~ d ~						011	E
								01 b 110						100	H
														101	L
														111	A
BIT b, (IY+d)	$Z \leftarrow \overline{(IY+d)}_b$	*	t	X	X	0	1	11 111 101			4	5	20	b	Bit Tested
								11 001 011						000	0
								~ d ~						001	1
								01 b 110						010	2
SET b, r	$r_b \leftarrow 1$	*	*	*	*	*	*	11 001 011			2	2	8		
								11 111 b r						011	3
SET b, (HL)	$(HL)_b \leftarrow 1$	*	*	*	*	*	*	11 001 011			2	4	15		
								11 111 b r						100	4
SET b, (IX+d)	$(IX+d)_b \leftarrow 1$	*	*	*	*	*	*	11 011 101			4	6	23		
								11 001 011						101	5
								~ d ~						110	6
								11 111 b r						111	7
SET b, (IY+d)	$(IY+d)_b \leftarrow 1$	*	*	*	*	*	*	11 111 101			4	6	23		
								11 001 011							
								~ d ~							
								11 111 b r							
RES b, m	$r_b \leftarrow 0$ $m \equiv r, (HL), (IX+d), (IY+d)$							110						To form new OP-code replace [11] of SET b,m with [0]. Flags and time states for SET instruction	

Note: The notation r_b indicates bit b (0 to 7) or location r.

Flag Notation: * = flag not affected, 0 = flag test, 1 = flag set, X = flag unknown,
t = flag is affected according to the result of the operation.

BIT SET, RESET AND TEST GROUP
TABLE 7.0-8

Mnemonic	Symbolic Operation	Flags					Op-Code	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V	S	N					
JP nn	PC ← nn	*	*	*	*	*	11 000 011	3	3	10	
JP cc, nn	If condition cc is true PC ← nn, otherwise continue	*	*	*	*	*	11 cc 010	3	3	10	cc Condition 000 NZ non zero 001 Z zero 010 NC non carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative
JR e	PC ← PC + e	*	*	*	*	*	00 011 020	2	3	12	
JR C, e	If C = 0, continue If C = 1, PC ← PC + e	*	*	*	*	*	00 111 030	2	2	7	If condition not met
JR NC, e	If C = 1, continue If C = 0, PC ← PC + e	*	*	*	*	*	00 110 040	2	3	12	If condition is met
JR Z, e	If Z = 0, continue If Z = 1, PC ← PC + e	*	*	*	*	*	00 101 050	2	2	7	If condition not met
JR NZ, e	If Z = 1, PC ← PC + e	*	*	*	*	*	00 100 060	2	3	12	If condition is met
JP (HL)	PC ← HL	*	*	*	*	*	11 101 001	1	1	4	
JP (IX)	PC ← IX	*	*	*	*	*	11 011 101	2	2	8	
JP (IY)	PC ← IY	*	*	*	*	*	11 101 101	2	2	8	
DINZ,e	B ← B-1 If B = 0, continue If B ≠ 0, PC ← PC + e	*	*	*	*	*	00 010 080	2	2	8	If B = 0
								2	3	13	If B ≠ 0

Notes: * represents the extension in the relative addressing mode.
e is a signed two's complement number in the range <-128, 129>
e-2 in the op-code provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

Flag Notation: 0 = flag not affected, 1 = flag reset, X = flag is unknown,
t = flag is affected according to the result of the operation.

JUMP GROUP
TABLE 7.0-9

Mnemonic	Symbolic Operation	Flags					Op-Codes	No. of Bytes	No. of M Cycles	No. of T States	Comments
		C	Z	V	S	N					
CALL nn	(SP-1)→PC _H (SP-2)→PC _L PC→nn	•	•	•	•	•	11 001 101 -- n -- -- n --	3	5	17	
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	•	•	•	•	•	11 cc 100 -- n -- -- n --	3	3	10	If cc is false
RET	PC _L ←(SP) PC _H ←(SP+1)	•	•	•	•	•	11 001 001	1	3	10	
RET cc	If condition cc is false continue, otherwise same as RET	•	•	•	•	•	11 cc 000	1	1	5	If cc is false
RETI	Return from interrupt	•	•	•	•	•	11 101 101 01 001 101	2	4	14	
RETN	Return from non maskable interrupt	•	•	•	•	•	11 101 101 01 000 101	2	4	14	
RST p	(SP-1)→PC _H (SP-2)→PC _L PC _H →0 PC _L →p	•	•	•	•	•	11 t 111	1	3	11	
											t p
											000 00H 001 08H 010 10H 011 18H 100 20H 101 28H 110 30H 111 38H

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown
t = flag is affected according to the result of the operation.

CALL AND RETURN GROUP
TABLE 7.0-10

Mnemonic	Symbolic Operation	Flags				Op-Code 76 543 210	No. of Bytes	No. of H Cycles	No. of T States	Comments	
		C	Z	V	S						
IN A, (n)	A ← (n)	*	*	*	*	*	11 011 011	2	3	n to A ₀ ~ A ₇ Acc to A ₈ ~ A ₁₅	
IN r, (C)	r ← (C) If r = 110 only the flags will be affected	*	t	P	t	D	11 101 101 01 r 000	2	3	12 C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
INI	(HL) ← (C) B ← B - 1 HL ← HL + 1	X	1	X	X	1	① X 11 101 101 10 100 010	2	4	16 C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
INR	(HL) ← (C) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	1	X 11 101 101 10 110 010	2	5 (If B ≠ 0); 3 (If B = 0)	21 15	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
IND	(HL) ← (C) B ← B - 1 HL ← HL - 1	X	1	X	X	1	X 11 101 101 10 101 010	2	4	16 C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
INDR	(HL) ← (C) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	1	X 11 101 101 10 111 010	2	5 (If D ≠ 0); 4 (If D = 0)	31 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUT (n), A	(n) ← A	*	*	*	*	*	11 010 011	2	3	n to A ₀ ~ A ₇ Acc to A ₈ ~ A ₁₅	
OUT (C), r	(C) ← r	*	*	*	*	*	11 101 101 01 r 001	2	3	12 C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OUTI	(C) ← (HL) B ← B - 1 HL ← HL + 1	X	1	X	X	1	X ① 11 101 101 10 100 011	2	4	16 C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OTIR	(C) ← (HL) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	1	X 11 101 101 10 110 011	2	5 (If D ≠ 0); 4 (If D = 0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUTD	(C) ← (HL) B ← B - 1 HL ← HL - 1	X	1	X	X	1	X ① 11 101 101 10 101 011	2	4	16 C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅	
OTDR	(C) ← (HL) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	1	X 11 101 101 10 111 011	2	5 (If D ≠ 0); 4 (If D = 0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

Notes: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
t = flag is affected according to the result of the operation.

INPUT AND OUTPUT GROUP TABLE 7.0-11

8.0 INTERRUPT RESPONSE

The purpose of an interrupt is to allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start a peripheral service routine. Usually this service routine is involved with the exchange of data, or status and control information, between the CPU and the peripheral. Once the service routine is completed, the CPU returns to the operation from which it was interrupted.

INTERRUPT ENABLE – DISABLE

The Z80 CPU has two interrupt inputs, a software maskable interrupt and a non maskable interrupt. The non maskable interrupt (NMI) can *not* be disabled by the programmer and it will be accepted whenever a peripheral device requests it. This interrupt is generally reserved for very important functions that must be serviced whenever they occur, such as an impending power failure. The maskable interrupt (INT) can be selectively enabled or disabled by the programmer. This allows the programmer to disable the interrupt during periods where his program has timing constraints that do not allow it to be interrupted. In the Z80 CPU there is an enable flip flop (called IFF) that is set or reset by the programmer using the Enable Interrupt (EI) and Disable Interrupt (DI) instructions. When the IFF is reset, an interrupt can not be accepted by the CPU.

Actually, for purposes that will be subsequently explained, there are two enable flip flops, called IFF_1 and IFF_2 :



The state of IFF_1 is used to actually inhibit interrupts while IFF_2 is used as a temporary storage location for IFF_1 . The purpose of storing the IFF_1 will be subsequently explained.

A reset to the CPU will force both IFF_1 and IFF_2 to the reset state so that interrupts are disabled. They can then be enabled by an EI instruction at any time by the programmer. When an EI instruction is executed, any pending interrupt request will not be accepted until after the instruction following EI has been executed. This single instruction delay is necessary for cases when the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The EI instruction sets both IFF_1 and IFF_2 to the enable state. When an interrupt is accepted by the CPU, both IFF_1 and IFF_2 are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new EI instruction. Note that for all of the previous cases, IFF_1 and IFF_2 are always equal.

The purpose of IFF_2 is to save the status of IFF_1 when a non maskable interrupt occurs. When a non maskable interrupt is accepted, IFF_1 is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of IFF_1 has been saved so that the complete state of the CPU just prior to the non maskable interrupt can be restored at any time. When a Load Register A with Register I (LD A, I) instruction or a Load Register A with Register R (LD A, R) instruction is executed, the state of IFF_2 is copied into the parity flag where it can be tested or stored.

A second method of restoring the status of IFF_1 is thru the execution of a Return From Non Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non maskable interrupt service routine is complete, the contents of IFF_2 are now copied back into IFF_1 , so that the status of IFF_1 just prior to the acceptance of the non maskable interrupt will be restored automatically.

Figure 8.0-1 is a summary of the effect of different instructions on the two enable flip flops.

Action	IFF ₁	IFF ₂	
CPU Reset	0	0	
DI	0	0	
EI	1	1	
LD A, I	•	•	IFF ₂ → Parity flag
LD A, R	•	•	IFF ₂ → Parity flag
Accept NMI	0	•	
RETN	IFF ₂	•	IFF ₂ → IFF ₁

"•" indicates no change

FIGURE 8.0-1
INTERRUPT ENABLE/DISABLE FLIP FLOPS

CPU RESPONSE

Non Maskable

A nonmaskable interrupt will be accepted at all times by the CPU. When this occurs, the CPU ignores the next instruction that it fetches and instead does a restart to location 0066H. Thus, it behaves exactly as if it had received a restart instruction but, it is to a location that is not one of the 8 software restart locations. A restart is merely a call to a specific address in page 0 of memory.

Maskable

The CPU can be programmed to respond to the maskable interrupt in any one of three possible modes.

Mode 0

This mode is identical to the 8080A interrupt response mode. With this mode, the interrupting device can place any instruction on the data bus and the CPU will execute it. Thus, the interrupting device provides the next instruction to be executed instead of the memory. Often this will be a restart instruction since the interrupting device only need supply a single byte instruction. Alternatively, any other instruction such as a 3 byte call to any location in memory could be executed.

The number of clock cycles necessary to execute this instruction is 2 more than the normal number for the instruction. This occurs since the CPU automatically adds 2 wait states to an interrupt response cycle to allow sufficient time to implement an external daisy chain for priority control. Section 5.0 illustrates the detailed timing for an interrupt response. After the application of RESET the CPU will automatically enter interrupt Mode 0.


Mode 1

When this mode has been selected by the programmer, the CPU will respond to an interrupt by executing a restart to location 0038H. Thus the response is identical to that for a non maskable interrupt except that the call location is 0038H instead of 0066H. Another difference is that the number of cycles required to complete the restart instruction is 2 more than normal due to the two added wait states.

Mode 2

This mode is the most powerful interrupt response mode. With a single 8 bit byte from the user an indirect call can be made to any memory location.

With this mode the programmer maintains a table of 16 bit starting addresses for every interrupt service routine. This table may be located anywhere in memory. When an interrupt is accepted, a 16 bit pointer must be formed to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer is formed from the contents of the I register. The I register must have been previously loaded with the desired value by the programmer, i.e. LD I, A. Note that a CPU reset clears the I register so that it is initialized to zero. The lower eight bits of the pointer must be supplied by the interrupting device. Actually, only 7 bits are required from the interrupting device as the least significant bit must be a zero. This is required since the pointer is used to get two adjacent bytes to form a complete 16 bit service routine starting address and the addresses must always start in even locations.



The first byte in the table is the least significant (low order) portion of the address. The programmer must obviously fill this table in with the desired addresses before any interrupts are to be accepted.

Note that this table can be changed at any time by the programmer (if it is stored in Read/Write Memory) to allow different peripherals to be serviced by different service routines.

Once the interrupting devices supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address. This mode of response requires 19 clock periods to complete (7 to fetch the lower 8 bits from the interrupting device, 6 to save the program counter, and 6 to obtain the jump address.)

Note that the Z80 peripheral devices all include a daisy chain priority interrupt structure that automatically supplies the programmed vector to the CPU during interrupt acknowledge. Refer to the Z80-PIO, Z80-SIO and Z80-CTC manuals for details.

-BLANK-

9.0 HARDWARE IMPLEMENTATION EXAMPLES

This chapter is intended to serve as a basic introduction to implementing systems with the Z80-CPU.

MINIMUM SYSTEM

Figure 9.0-1 is a diagram of a very simple Z-80 system. Any Z-80 system must include the following five elements:

- 1) Five volt power supply
- 2) Oscillator
- 3) Memory devices
- 4) I/O circuits
- 5) CPU




FIGURE 9.0-1
MINIMUM Z80 COMPUTER SYSTEM

Since the Z80-CPU only requires a single 5 volt supply, most small systems can be implemented using only this single supply.

The oscillator can be very simple since the only requirement is that it be a 5 volt square wave. For systems not running at full speed, a simple RC oscillator can be used. When the CPU is operated near the highest possible frequency, a crystal oscillator is generally required because the system timing will not tolerate the drift or jitter that an RC network will generate. A crystal oscillator can be made from inverters and a few discrete components or monolithic circuits are widely available.

The external memory can be any mixture of standard RAM, ROM, or PROM. In this simple example we have shown a single 8K bit ROM (1K bytes) being utilized as the entire memory system. For this example we have assumed that the Z-80 internal register configuration contains sufficient Read/Write storage so that external RAM memory is not required.

Every computer system requires I/O circuits to allow it to interface to the "real world." In this simple example it is assumed that the output is an 8 bit control vector and the input is an 8 bit status word. The input data could be gated onto the data bus using any standard tri-state driver while the output data could be latched with any type of standard TTL latch. For this example we have used a Z80-PIO for the I/O circuit. This single circuit attaches to the data bus as shown and provides the required 16 bits of TTL compatible I/O. (Refer to the Z80-PIO manual for details on the operation of this circuit.) Notice in this example that with only three LSI circuits, a simple oscillator and a single 5 volt power supply, a powerful computer has been implemented.

ADDING RAM

Most computer systems require some amount of external Read/Write memory for data storage and to implement a "stack." Figure 9.0-2 illustrates how 256 bytes of static memory can be added to the previous example. In this example the memory space is assumed to be organized as follows:





FIGURE 9.0-2
ROM & RAM IMPLEMENTATION EXAMPLE

In this diagram the address space is described in hexadecimal notation. For this example, address bit A₁₀ separates the ROM space from the RAM space so that it can be used for the chip select function. For larger amounts of external ROM or RAM, a simple TTL decoder will be required to form the chip selects.

MEMORY SPEED CONTROL

For many applications, it may be desirable to use slow memories to reduce costs. The WAIT line on the CPU allows the Z-80 to operate with any speed memory. By referring back to section 4 you will notice that the memory access time requirements are most severe during the M1 cycle instruction fetch. All other memory accesses have an additional one half of a clock cycle to be completed. For this reason it may be desirable in some applications to add one wait state to the M1 cycle so that slower memories can be used. Figure 9.0-3 is an example of a simple circuit that will accomplish this task. This circuit can be changed to add a single wait state to any memory access as shown in Figure 9.0-4.




FIGURE 9.0-3
ADDING ONE WAIT STATE TO AN M1 CYCLE




FIGURE 9.0-4
ADDING ONE WAIT STATE TO ANY MEMORY CYCLE

INTERFACING DYNAMIC MEMORIES

This section is intended only to serve as a brief introduction to interfacing dynamic memories. Each individual dynamic RAM has varying specifications that will require minor modifications to the description given here and no attempt will be made in this document to give details for any particular RAM. Separate application notes showing how the Z80-CPU can be interfaced to most popular dynamic RAM's are available from Zilog.

Figure 9.0-5 illustrates the logic necessary to interface 8K bytes of dynamic RAM using 18 pin 4K dynamic memories. This figure assumes that the RAM's are the only memory in the system so that A_{12} is used to select between the two pages of memory. During refresh time, all memories in the system must be read. The CPU provides the proper refresh address on lines A_0 through A_6 . To add additional memory to the system it is necessary to only replace the two gates that operate on A_{12} with a decoder that operates on all required address bits. For larger systems, buffering for the address and data bus is also generally required.




FIGURE 9.05
INTERFACING DYNAMIC RAMS

10.0 SOFTWARE IMPLEMENTATION EXAMPLES

10.1 METHODS OF SOFTWARE IMPLEMENTATION

Several different approaches are possible in developing software for the Z-80 (Figure 10.1). First of all, Assembly Language or PL/Z may be used as the source language. These languages may then be translated into machine language on a commercial time sharing facility using a cross-assembler or cross-compiler or, in the case of assembly language, the translation can be accomplished on a Z-80 Development System using a resident assembler. Finally, the resulting machine code can be debugged either on a time-sharing facility using a Z-80 simulator or on a Z-80 Development System which uses a Z80-CPU directly.




FIGURE 10.1

In selecting a source language, the primary factors to be considered are clarity and ease of programming vs. code efficiency. A high-level language such as PL/Z with its machine independent constructs is typically better for formulating and maintaining algorithms, but the resulting machine code is usually somewhat less efficient than what can be written directly in assembly language. These tradeoffs can often be balanced by combining PL/Z and assembly language routines, identifying those portions of a task which must be optimized and writing them as assembly language subroutines.

Deciding whether to use a resident or cross assembler is a matter of availability and short-term vs. long-term expense. While the initial expenditure for a development system is higher than that for a time-sharing terminal, the cost of an individual assembly using a resident assembler is negligible while the same operation on a time-sharing system is relatively expensive and in a short time this cost can equal the total cost of a development system.

Debugging on a development system vs. a simulator is also a matter of availability and expense combined with operational fidelity and flexibility. As with the assembly process, debugging is less expensive on a development system than on a simulator available through time-sharing. In addition, the fidelity of the operating environment is preserved through real-time execution on a Z80-CPU and by connecting the I/O and memory components which will actually be used in the production system. The only advantage to the use of a simulator is the range of criteria which may be selected for such debugging procedures as tracing and setting breakpoints. This flexibility exists because a software simulation can achieve any degree of complexity in its interpretation of machine instructions while development system procedures have hardware limitations such as the capacity of the real-time storage module, the number of breakpoint registers and the pin configuration of the CPU. Despite such hardware limitations, debugging on a development system is typically more productive than on a simulator because of the direct interaction that is possible between the programmer and the authentic execution of his program.

10.2 SOFTWARE FEATURES OFFERED BY THE Z80-CPU

The Z-80 instruction set provides the user with a large and flexible repertoire of operations with which to formulate control of the Z80-CPU.

The primary, auxiliary and index registers can be used to hold the arguments of arithmetic and logical operations, or to form memory addresses, or as fast-access storage for frequently used data.

Information can be moved directly from register to register; from memory to memory; from memory to registers; or from registers to memory. In addition, register contents and register/memory contents can be exchanged without using temporary storage. In particular, the contents of primary and auxiliary registers can be completely exchanged by executing only two instructions, EX and EXX. This register exchange procedure can be used to separate the set of working registers between different logical procedures or to expand the set of available registers in a single procedure.

Storage and retrieval of data between pairs of registers and memory can be controlled on a last-in first-out basis through PUSH and POP instructions which utilize a special stack pointer register, SP. This stack register is available both to manipulate data and to automatically store and retrieve addresses for subroutine linkage. When a subroutine is called, for example, the address following the CALL instruction is placed on the top of the push-down stack pointed to by SP. When a subroutine returns to the calling routine, the address on the top of the stack is used to set the program counter for the address of the next instruction. The stack pointer is adjusted automatically to reflect the current "top" stack position during PUSH, POP, CALL and RET instructions. This stack mechanism allows pushdown data stacks and subroutine calls to be nested to any practical depth because the stack area can potentially be as large as memory space.

The sequence of instruction execution can be controlled by six different flags (carry, zero, sign, parity/overflow, add-subtract, half-carry) which reflect the results of arithmetic, logical, shift and compare instructions. After the execution of an instruction which sets a flag, that flag can be used to control a conditional jump or return instruction. These instructions provide logical control following the manipulation of single bit, eight-bit byte (or) sixteen-bit data quantities.

A full set of logical operations, including AND, OR, XOR (exclusive - OR), CPL (NOR) and NEG (two's complement) are available for Boolean operations between the accumulator and 1) all other eight-bit registers, 2) memory locations or 3) immediate operands.

In addition, a full set of arithmetic and logical shifts in both directions are available which operate on the contents of all eight-bit primary registers or directly on any memory location. The carry flag can be included or simply set by these shift instructions to provide both the testing of shift results and to link register/register or register/memory shift operations.

10.3 EXAMPLES OF USE OF SPECIAL Z80 INSTRUCTIONS

- A. Let us assume that a string of data in memory starting at location "DATA" is to be moved into another area of memory starting at location "BUFFER" and that the string length is 737 bytes. This operation can be accomplished as follows:

LD	HL , DATA	; START ADDRESS OF DATA STRING
LD	DE , BUFFER	; START ADDRESS OF TARGET BUFFER
LD	BC , 737	; LENGTH OF DATA STRING
LDIR		; MOVE STRING - TRANSFER MEMORY POINTED TO ; BY HL INTO MEMORY LOCATION POINTED TO BY DE ; INCREMENT HL AND DE, DECREMENT BC ; PROCESS UNTIL BC = 0.

11 bytes are required for this operation and each byte of data is moved in 21 clock cycles.

- B. Let's assume that a string in memory starting at location "DATA" is to be moved into another area of memory starting at location "BUFFER" until an ASCII \$ character (used as string delimiter) is found. Let's also assume that the maximum string length is 132 characters. The operation can be performed as follows:

```

LD      HL , DATA      ;STARTING ADDRESS OF DATA STRING
LD      DE , BUFFER    ;STARTING ADDRESS OF TARGET BUFFER
LD      BC , 132        ;MAXIMUM STRING LENGTH
LD      A , '$'         ;STRING DELIMITER CODE
LOOP:CP (HL)           ;COMPARE MEMORY CONTENTS WITH DELIMITER
JR      Z , END - $    ;GO TO END IF CHARACTERS EQUAL
LDI     ;MOVE CHARACTER (HL) to (DE)
       ;INCREMENT HL AND DE, DECREMENT BC
JP      PE , LOOP       ;GO TO "LOOP" IF MORE CHARACTERS
END:   ;OTHERWISE, FALL THROUGH
       ;NOTE: P/V FLAG IS USED
       ;TO INDICATE THAT REGISTER BC WAS
       ;DECREMENTED TO ZERO.

```

19 bytes are required for this operation.

- C. Let us assume that a 16-digit decimal number represented in packed BCD format (two BCD digits/bYTE) has to be shifted as shown in the Figure 10.2 in order to mechanize BCD multiplication or division. The operation can be accomplished as follows:

```

LD      HL , DATA      ;ADDRESS OF FIRST BYTE
LD      B , COUNT       ;SHIFT COUNT
XOR    A                 ;CLEAR ACCUMULATOR
ROTAT: RLD              ;ROTATE LEFT LOW ORDER DIGIT IN ACC
                         ;WITH DIGITS IN (HL)
INC    HL                ;ADVANCE MEMORY POINTER
DJNZ   ROTAT - $        ;DECREMENT B AND GO TO ROTAT IF
                         ;B IS NOT ZERO, OTHERWISE FALL THROUGH

```

11 bytes are required for this operation.




FIGURE 10.2

- D. Let us assume that one number is to be subtracted from another and a) that they are both in packed BCD format, b) that they are of equal but varying length, and c) that the result is to be stored in the location of the minuend. The operation can be accomplished as follows:

LD	HL , ARG1	; ADDRESS OF MINUEND
LD	DE , ARG2	; ADDRESS OF SUBTRAHEND
LD	B , LENGTH	; LENGTH OF TWO ARGUMENTS
AND	A	;CLEAR CARRY FLAG
SUBDEC:LD	A ,(DE)	;SUBTRAHEND TO ACC
SBC	A ,(HL)	;SUBTRACT (HL) FROM ACC
DAA		;ADJUST RESULT TO DECIMAL CODED VALUE
LD	(HL) , A	;STORE RESULT
INC	HL	;ADVANCE MEMORY POINTERS
INC	DE	
DJNZ	SUBDEC - \$;DECREMENT B AND GO TO "SUBDEC" IF B ;NOT ZERO, OTHERWISE FALL THROUGH

17 bytes are required for this operation.

10.4 EXAMPLES OF PROGRAMMING TASKS

- A. The following program sorts an array of numbers each in the range (0,255) into ascending order using a standard exchange sorting algorithm.

01/22/76 11:14:37
LOC OBJ CODE STMT

BUBBLE LISTING

PAGE 1

SOURCE STATEMENT

1 ; *** STANDARD EXCHANGE (BUBBLE) SORT ROUTINE ***
2 ;
3 ; AT ENTRY: HL CONTAINS ADDRESS OF DATA
4 ; C CONTAINS NUMBER OF ELEMENTS TO BE SORTED
5 ; (1<C<256)
6 ;
7 ; AT EXIT: DATA SORTED IN ASCENDING ORDER
8 ;
9 ; USE OF REGISTERS
10 ;
11 ; REGISTER CONTENTS
12 ;
13 ; A TEMPORARY STORAGE FOR CALCULATIONS
14 ; B COUNTER FOR DATA ARRAY
15 ; C LENGTH OF DATA ARRAY
16 ; D FIRST ELEMENT IN COMPARISON
17 ; E SECOND ELEMENT IN COMPARISON
18 ; H FLAG TO INDICATE EXCHANGE
19 ; L UNUSED
20 ; IX POINTER INTO DATA ARRAY
21 ; IY UNUSED
22 ;
0000 222600 23 SORT: LD (DATA),HL ; SAVE DATA ADDRESS
0003 CB84 24 LOOP: RES FLAG,H ; INITIALIZE EXCHANGE FLAG
0005 41 25 LD B,C ; INITIALIZE LENGTH COUNTER
0006 05 26 DEC B ; ADJUST FOR TESTING
0007 DD2A2600 27 LD IX,(DATA) ; INITIALIZE ARRAY POINTER
000B DD7E00 28 NEXT: LD A,(IX) ; FIRST ELEMENT IN COMPARISON
000E 57 29 LD D,A ; TEMPORARY STORAGE FOR ELEMENT
000F DD5E01 30 LD E,(IX+1) ; SECOND ELEMENT IN COMPARISON
0012 93 31 SUB E ; COMPARISON FIRST TO SECOND
0013 3008 32 JR NC, NOEX-S ; IF FIRST > SECOND, NO JUMP
0015 DD7300 33 LD (IX),E ; EXCHANGE ARRAY ELEMENTS
0018 DD7201 34 LD (IX+1),D
001B CBC4 35 SET FLAG,H ; RECORD EXCHANGE OCCURRED
001D DD23 36 NOEX: INC IX ; POINT TO NEXT DATA ELEMENT
001F 10EA 37 DJNZ NEXT-S ; COUNT NUMBER OF COMPARISONS
0020 ; REPEAT IF MORE DATA PAIRS
0021 CB44 39 BIT FLAG,II ; DETERMINE IF EXCHANGE OCCURRED
0023 20DE 40 JR NZ,LOOP-S ; CONTINUE IF DATA UNSORTED
0025 C9 41 RET ; OTHERWISE, EXIT
0026 ;
0026 43 FLAG: EQU 0 ; DESIGNATION OF FLAG BIT
0026 44 DATA: DEFS 2 ; STORAGE FOR DATA ADDRESS
0026 45 END

- B. The following program multiplies two unsigned 16 bit integers and leaves the result in the HL register pair.

LOC	OBJ CODE	STMT	MULTIPLY LISTING SOURCE STATEMENT	PAGE 1
0000		1	MULT::; UNSIGNED SIXTEEN BIT INTEGER MULTIPLY.	
		2 ;	ON ENTRANCE: MULTIPLIER IN DE.	
		3 ;	MULTICAND IN HL.	
		4 ;		
		5 ;	ON EXIT: RESULT IN HL.	
		6 ;		
		7 ;	REGISTER USES:	
		8 ;		
		9 ;		
		10 ;	H HIGH ORDER PARTIAL RESULT	
		11 ;	L LOW ORDER PARTIAL RESULT	
		12 ;	D HIGH ORDER MULTICAND	
		13 ;	E LOW ORDER MULTICAND	
		14 ;	B COUNTER FOR NUMBER OF SHIFTS	
		15 ;	C HIGH ORDER BITS OF MULTIPLIER	
		16 ;	A LOW ORDER BITS OF MULTIPLIER	
		17 ;		
0000	0610	18	LD B, 16;	NUMBER OF BITS- INITIALIZE
0002	4A	19	LD C, D;	MOVE MULTIPLIER
0003	7B	20	LD A, E;	
0004	EB	21	EX DE, HL;	MOVE MULTICAND
0005	210000	22	LD HL, 0;	CLEAR PARTIAL RESULT
0008	CB39	23	MLOOP: SRL C;	SHIFT MULTIPLIER RIGHT
000A	1F	24	RRA	LEAST SIGNIFICANT BIT IS
		25 ;		IN CARRY.
000B	3001	26	JR NC, NOADD-\$;	IF NO CARRY, SKIP THE ADD.
000D	19	27	ADD HL, DE;	ELSE ADD MULTICAND TO
		28 ;		PARTIAL RESULT.
000E	EB	29	NOADD: EX DE, HL;	SHIFT MULTICAND LEFT
000F	29	30	ADD HL, HL;	BY MULTIPLYING IT BY TWO.
0010	EB	31	EX DE, HL;	
0011	10FS	32	DJNZ MLOOP-\$;	REPEAT UNTIL NO MORE BITS.
0013	C9	33	RET;	
		34	END;	

Absolute Maximum Ratings

Temperature Under Bias	Specified operating range
Storage Temperature	-65°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	1.5W

*Comment
Stress above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: For Z80CP1, all AC and DC characteristics remain the same for the military grade part except I_{SD} .

$$I_{SD} = 200\text{mA}$$

Z80-CPU D.C. Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	-0.3	0.45	V		
V_{HIC}	Clock Input High Voltage	$V_{CC} - 6$	$V_{CC} + 3$	V		
V_{IL}	Input Low Voltage	-0.3	0.8	V		
V_{IH}	Input High Voltage	2.0	V_{CC}	V		
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = 1.5\text{mA}$	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = +2.5\text{mA}$	
I_{CC}	Power Supply Current		150	mA		
I_{LI}	Input Leakage Current		10	μA	$V_{IN} = 0\text{ to }V_{CC}$	
I_{LOH}	Tri-State Output Leakage Current in Float		10	μA	$V_{OUT} = 2.4\text{ to }V_{CC}$	
I_{LOL}	Tri-State Output Leakage Current in Float		-10	μA	$V_{OUT} = 0\text{V}$	
I_{LD}	Data Bus Leakage Current in Input Mode		110	μA	$0 \leq V_{IN} \leq V_{CC}$	

Capacitance

$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$,
unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
C_{ϕ}	Clock Capacitance	15	pF
C_{IN}	Input Capacitance	5	pF
C_{OUT}	Output Capacitance	10	pF

Z80-CPU Ordering Information

C - Ceramic
P - Plastic
S - Standard 5V $\pm 5\%$ 0° to 70°C
E - Extended 5V $\pm 5\%$ -40° to 85°C
M - Military 5V $\pm 10\%$ -55° to 125°C

Z80A-CPU D.C. Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	-0.3	0.45	V		
V_{HIC}	Clock Input High Voltage	$V_{CC} - 6$	$V_{CC} + 3$	V		
V_{IL}	Input Low Voltage	-0.3	0.8	V		
V_{IH}	Input High Voltage	2.0	V_{CC}	V		
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = 1.5\text{mA}$	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = +2.5\text{mA}$	
I_{CC}	Power Supply Current		90	200	mA	
I_{LI}	Input Leakage Current		10	μA	$V_{IN} = 0\text{ to }V_{CC}$	
I_{LOH}	Tri-State Output Leakage Current in Float		10	μA	$V_{OUT} = 2.4\text{ to }V_{CC}$	
I_{LOL}	Tri-State Output Leakage Current in Float		-10	μA	$V_{OUT} = 0\text{V}$	
I_{LD}	Data Bus Leakage Current in Input Mode		110	μA	$0 \leq V_{IN} \leq V_{CC}$	

Capacitance

$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$,
unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
C_{ϕ}	Clock Capacitance	35	pF
C_{IN}	Input Capacitance	4	pF
C_{OUT}	Output Capacitance	10	pF

Z80A-CPU Ordering Information

C - Ceramic
P - Plastic
S - Standard 5V $\pm 5\%$ 0° to 70°C

A.C. Characteristics


Z80-CPU

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
Φ	$t_{w(\Phi)}$	Clock Pulse Width, Clock High	4	112	nsec	
	$t_{w(\Phi L)}$	Clock Pulse Width, Clock Low	180	150	nsec	
	$t_{w(\Phi H)}$	Clock Rise and Fall Time	180	200	nsec	
	$t_{w(\Phi L)}$	Clock Rise and Fall Time	30	50	nsec	
A_0-15	$t_{D(A0)}$	Address Output Delay	145	nsec		
	$t_{D(A1)}$	Delay to Hold	310	nsec		
	$t_{w(00)}$	Address Stable Prior to MREQ (Memory Cycle)	111	nsec		$(1) t_{w(00)} = t_{w(\Phi L)} + t_{w(\Phi H)} + t_c + t_i$
	$t_{w(01)}$	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	172	nsec		
	$t_{w(10)}$	Address Stable Prior to RD, WR, IORQ or MREQ	131	nsec		$(2) t_{w(10)} = t_c + 30$
	$t_{w(11)}$	Address Stable From RD or WR During Hold	171	nsec		
D_0-7	$t_{D(D1)}$	Data Output Delay	230	nsec		
	$t_{D(F1)}$	Delay to Hold During Write Cycle	40	nsec		
	$t_{w(00)}$	Data Setup Time to Rising Edge of Clock During M1 Cycle	50	nsec		
	$t_{w(01)}$	Data Setup Time to Falling Edge of Clock During M2 to M3	70	nsec		
	$t_{w(10)}$	Data Stable Prior to WR (Memory Cycle)	151	nsec		$C_L = 50\text{pF}$
	$t_{w(11)}$	Data Stable Prior to RD (I/O Cycle)	161	nsec		
	$t_{w(W)}$	Data Stable From WR	171	nsec		
t_H	t_H	Any Hold Time for Setup Time	0		nsec	
	$t_{w(MREQ)}$	MREQ Delay From Falling Edge of Clock, MREQ Low				
$t_{w(MRQ)}$	$t_{w(MRQ)}$	MREQ Delay From Rising Edge of Clock, MREQ High	100	nsec		
	$t_{w(IORQ)}$	MREQ Delay From Falling Edge of Clock, MREQ High	100	nsec		
	$t_{w(RD)}$	MREQ Delay From Rising Edge of Clock, MREQ High	100	nsec		$C_L = 50\text{pF}$
	$t_{w(WR)}$	MREQ Pulse Width, MREQ Low	101	nsec		
$t_{w(RD)}$	$t_{w(RD)}$	RD Delay From Rising Edge of Clock, RD Low	90	nsec		
	$t_{w(SRD)}$	RD Delay From Falling Edge of Clock, RD Low	110	nsec		
	$t_{w(HRD)}$	RD Delay From Rising Edge of Clock, RD High	100	nsec		$C_L = 50\text{pF}$
	$t_{w(FRD)}$	RD Delay From Falling Edge of Clock, RD High	110	nsec		
$t_{w(WR)}$	$t_{w(WR)}$	WR Delay From Rising Edge of Clock, WR Low	100	nsec		
	$t_{w(SWR)}$	WR Delay From Falling Edge of Clock, WR Low	110	nsec		
	$t_{w(HWR)}$	WR Delay From Rising Edge of Clock, WR High	100	nsec		$C_L = 50\text{pF}$
	$t_{w(FWR)}$	WR Delay From Falling Edge of Clock, WR High	110	nsec		
$t_{w(RT)}$	$t_{w(RT)}$	RT Delay From Rising Edge of Clock, RT Low	100	nsec		
	$t_{w(ST)}$	RT Delay From Falling Edge of Clock, RT Low	110	nsec		
	$t_{w(HRT)}$	RT Delay From Rising Edge of Clock, RT High	100	nsec		$C_L = 50\text{pF}$
	$t_{w(FRT)}$	RT Delay From Falling Edge of Clock, RT High	110	nsec		
$t_{w(WT)}$	$t_{w(WT)}$	WT Setup Time to Falling Edge of Clock	70		nsec	
	$t_{w(HACT)}$	HACT Delay Time From Falling Edge of Clock	100	nsec		$C_L = 50\text{pF}$
$t_{w(INT)}$	$t_{w(INT)}$	INT Setup Time to Rising Edge of Clock	80		nsec	
	$t_{w(EN)}$	EN Delay From Falling Edge of Clock	80		nsec	
$t_{w(RS)}$	$t_{w(RS)}$	Pulse Width, RS Low	80		nsec	
	$t_{w(16Q)}$	BUSRD Setup Time to Rising Edge of Clock	80		nsec	
$t_{w(BA)}$	$t_{w(BA)}$	BUSAR Delay From Rising Edge of Clock, BUSAR Low	120	nsec		
	$t_{w(BA)}$	BUSAR Delay From Falling Edge of Clock, BUSAR High	110	nsec		$C_L = 50\text{pF}$
$t_{w(RS)}$	$t_{w(RS)}$	RESET Setup Time to Rising Edge of Clock	90		nsec	
$t_{w(I)}$	$t_{w(I)}$	Delay to Hold (MREQ, IORQ, RD and WR)	100		nsec	
	$t_{w(16T)}$	I16T Stable Prior to IORQ (Interrupt Ack.)	1111		nsec	

NOTES:


- A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when INT and IORQ are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- C. The RESET signal must be active for a minimum of 4 clock cycles.
- D. Output Drive vs. Loaded Capacitance
 $T_A = 70^\circ\text{C}$ $V_{CC} = +5V \pm 5\%$
 Add 10nsec delay for each 50pf increase in load up to a maximum of 200pf for the data bus & 100pf for address & control lines
- E. Although static by design, testing parameters $t_{w(\Phi L)}$ of 200nsec maximum



A.C. Timing Diagram

Timing measurements are made at the following voltages, unless otherwise specified:

	"1"	"0"
CLOCK	V _{cc} - 6V	.45V
OUTPUT	20V	.8V
INPUT	20V	.8V
FLOAT	4V	±0.5V



A.C. Characteristics

Z80A-CPU

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition	
t _{PH}	t _{PH}	Clock Period	25	112	nsec		(12) t _c * t _{w(0)} * t _{w(1)} * t _f * t _h
	t _{PH(0)}	Clock Pulse Width, Clock High	100	111	nsec		
	t _{PH(1)}	Clock Pulse Width, Clock Low	110	260	nsec		
	t _{PH}	Clock Rise and Fall Time	35	55	nsec		
A ₀ -A ₁₅	t _{AD0}	Address Output Delay		110	nsec		
	t _{AD1}	Data to Bus		90	nsec		
	t _{AD0}	Address Stable Prior to TREFD (Memory Cycle)	70		nsec	$C_L = 50\text{pF}$	
	t _{AD1}	Address Stable Prior to RD or WR (Memory Cycle)	15		nsec		
	t _{AD0}	Address Stable from RD or WR During Read	10		nsec		
	t _{AD1}	Address Stable from RD or WR During Write	70		nsec		
D ₀ -D ₇	t _{D0}	Data Output Delay		150	nsec		
	t _{D1}	Delay to First Data Bit (t _{D0})		95	nsec		
	t _{D0}	Data Setup Time to Rising Edge of Clock During RD Cycle	75		nsec		
	t _{D1}	Data Setup Time to Falling Edge of Clock During RD Cycle	75		nsec	$C_L = 50\text{pF}$	
	t _{D0}	Data Stable Prior to WR (Memory Cycle)	70		nsec		
	t _{D1}	Data Stable Prior to RD (Memory Cycle)	70		nsec		
	t _{D0}	Data Stable From WR	70		nsec		
t _{SI}		Any HI Time for Setup Time		0	nsec		
I _{RD} -O _{RD}	t _{RD(0)}	RD10 Delay From Falling Edge of Clock, RD10 Low		85	nsec		
	t _{RD(0)}	RD10 Delay From Rising Edge of Clock, RD10 High		55	nsec		
	t _{RD(1)}	RD11 Delay From Falling Edge of Clock, RD11 Low		85	nsec		
	t _{RD(1)}	RD11 Delay From Rising Edge of Clock, RD11 High		55	nsec		
	t _{RD(2)}	RD12 Delay From Falling Edge of Clock, RD12 Low		85	nsec		
I _{RD}	t _{RD(3)}	RD13 Delay From Falling Edge of Clock, RD13 Low		85	nsec		
	t _{RD(3)}	RD13 Delay From Rising Edge of Clock, RD13 High		55	nsec		
	t _{RD(4)}	RD14 Delay From Falling Edge of Clock, RD14 Low		85	nsec		
	t _{RD(4)}	RD14 Delay From Rising Edge of Clock, RD14 High		55	nsec		
I _{RD}	t _{RD(5)}	RD15 Delay From Falling Edge of Clock, RD15 Low		85	nsec		
	t _{RD(5)}	RD15 Delay From Rising Edge of Clock, RD15 High		55	nsec		
	t _{RD(6)}	RD16 Delay From Falling Edge of Clock, RD16 Low		85	nsec		
	t _{RD(6)}	RD16 Delay From Rising Edge of Clock, RD16 High		55	nsec		
I _{RD}	t _{RD(7)}	RD17 Delay From Falling Edge of Clock, RD17 Low		85	nsec		
	t _{RD(7)}	RD17 Delay From Rising Edge of Clock, RD17 High		55	nsec		
	t _{RD(8)}	RD18 Delay From Falling Edge of Clock, RD18 Low		85	nsec		
	t _{RD(8)}	RD18 Delay From Rising Edge of Clock, RD18 High		55	nsec		
I _{RD}	t _{RD(9)}	RD19 Delay From Falling Edge of Clock, RD19 Low		85	nsec		
	t _{RD(9)}	RD19 Delay From Rising Edge of Clock, RD19 High		55	nsec		
	t _{RD(10)}	RD20 Delay From Falling Edge of Clock, RD20 Low		85	nsec		
	t _{RD(10)}	RD20 Delay From Rising Edge of Clock, RD20 High		55	nsec		
I _{RD}	t _{RD(11)}	RD21 Delay From Falling Edge of Clock, RD21 Low		85	nsec		
	t _{RD(11)}	RD21 Delay From Rising Edge of Clock, RD21 High		55	nsec	$C_L = 50\text{pF}$	
I _{RD}	t _{RD(12)}	RD22 Delay From Falling Edge of Clock, RD22 Low		120	nsec		
I _{RD}	t _{RD(12)}	RD22 Delay From Falling Edge of Clock, RD22 High		120	nsec	$C_L = 50\text{pF}$	
WAIT	t _{WT}	WAIT Setup Time to Falling Edge of Clock	70		nsec		
WAIT	t _{WDT}	WAIT Delay Time From Falling Edge of Clock	330		nsec	$C_L = 50\text{pF}$	
INT	t _{IT}	INT Setup Time to Falling Edge of Clock	80		nsec		
RD	t _{RD(M)}	Pulse Width, RD1 Low	80		nsec		
BUSRQ	t _{BRQ}	BUSRQ Setup Time to Rising Edge of Clock	50		nsec		
BUSAK	t _{BAK(BA)}	BUSAK Delay From Rising Edge of Clock, BUSAK Low	109		nsec		
BUSAK	t _{BAK(BA)}	BUSAK Delay From Falling Edge of Clock, BUSAK High	100		nsec	$C_L = 50\text{pF}$	
RESET	t _{RE}	RESET Setup Time to Rising Edge of Clock	60		nsec		
IF(C)	t _{IF(C)}	Delay to Flat (MREQ, RD1, RD14-W2)	50		nsec		
t _{IF}		IF Stable Prior to IORQ (Interrupt Ack.)	100		nsec		

NOTES:

- A. Data should be enabled onto the CPU data bus when RD1 is active. During interrupt acknowledge data should be enabled when RD1 and INT# are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.


C. The RESET signal must be active for a minimum of 3 clock cycles.

Output Delay vs. Loaded Capacitance

$T_A = 70^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$

Add 10nsec delay for each 50pf increase in load up to maximum of 260pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees $t_{IF}(\text{flat})$ of 200 nsec maximum.





12.0

Z80-CPU
INSTRUCTION SET

ADC HL, ss	Add with Carry Reg. pair ss to HL	DEC IY	Decrement IY
ADC A, s	Add with carry operand s to Acc.	DEC ss	Decrement Reg. pair ss
ADD A, n	Add value n to Acc.	DI	Disable interrupts
ADD A, r	Add Reg. r to Acc.	DJNZ e	Decrement B and Jump relative if B<0
ADD A, (HL)	Add location (HL) to Acc.	EI	Enable interrupts
ADD A, (IX+d)	Add location (IX+d) to Acc.	EX (SP), HL	Exchange the location (SP) and HL
ADD A, (IY+d)	Add location (IY+d) to Acc.	EX (SP), IX	Exchange the location (SP) and IX
ADD A, (IX+d)	Add location (IX+d) to Acc.	EX (SP), IY	Exchange the location (SP) and IY
ADD A, (IY+d)	Add location (IY+d) to Acc.	EX AF, AF'	Exchange the contents of AF and AF'
ADD HL, ss	Add Reg. pair ss to HL	EX DE, HL	Exchange the contents of DE and HL
ADD IX, pp	Add Reg. pair pp to IX	EXX	Exchange the contents of BC, DE, HL with contents of BC', DE', HL' respectively
ADD IY, rr	Add Reg. pair rr to IY	HALT	HALT (wait for interrupt or reset)
AND s	Logical 'AND' of operand s and Acc.	IM 0	Set interrupt mode 0
BIT b, (HL)	Test BIT b of location (HL)	IM 1	Set interrupt mode 1
BIT b, (IX+d)	Test BIT b of location (IX+d)	IM 2	Set interrupt mode 2
BIT b, (IY+d)	Test BIT b of location (IY+d)	IN A, (n)	Load the Acc. with input from device n
BIT b, r	Test BIT b of Reg. r	IN r, (C)	Load the Reg. r with input from device (C)
CALL cc, nn	Call subroutine at location nn if condition cc if true	INC (HL)	Increment location (HL)
CALL nn	Unconditional call subroutine at location nn	INC IX	Increment IX
CCF	Complement carry flag	INC (IX+d)	Increment location (IX+d)
CP s	Compare operand s with Acc.	INC (IY+d)	Increment location (IY+d)
CPD	Compare location (HL) and Acc., decrement HL and BC	INC IY	Increment IY
CPDR	Compare location (HL) and Acc., decrement HL and BC, repeat until BC=0	INC (IY+d)	Increment location (IY+d)
CPI	Compare location (HL) and Acc., increment HL and decrement BC	INC r	Increment Reg. r
CPIR	Compare location (HL) and Acc., increment HL, decrement BC repeat until BC=0	INC ss	Increment Reg. pair ss
CPL	Complement Acc. (1's comp)	IND	Load location (HL) with input from port (C), decrement HL and B
DAA	Decimal adjust Acc.	INDR	Load location (HL) with input from port (C), decrement HL and decrement B, repeat until B=0
DEC m	Decrement operand m	INI	Load location (HL) with input from port (C); and increment HL and decrement B
DEC IX	Decrement IX		

INR	Load location (HL) with input from port (C), increment HL and decrement B, repeat until B=0	LD (nn), A	Load location (nn) with Acc.
JP (HL)	Unconditional Jump to (HL)	LD (nn), dd	Load location (nn) with Reg. pair dd
JP (IX)	Unconditional Jump to (IX)	LD (nn), HL	Load location (nn) with HL
JP (IY)	Unconditional Jump to (IY)	LD (nn), IX	Load location (nn) with IX
JP cc, nn	Jump to location nn if condition cc is true	LD (nn), IY	Load location (nn) with IY
JP nn	Unconditional jump to location nn	LD R, A	Load R with Acc.
JP C, e	Jump relative to PC+e if carry=1	LD r, (HL)	Load Reg. r with location (HL)
JR e	Unconditional Jump relative to PC+e	LD r, (IX+d)	Load Reg. r with location (IX+d)
JP NC, e	Jump relative to PC+e if carry=0	LD r, (IY+d)	Load Reg. r with location (IY+d)
JR NZ, e	Jump relative to PC+e if non zero (Z=0)	LD r, n	Load Reg. r with value n
JR Z, o	Jump relative to PC+o if zero (Z=1)	LD r, r'	Load Reg. r with Reg. r'
LD A, (BC)	Load Acc. with location (BC)	LD SP, HL	Load SP with HL
LD A, (DE)	Load Acc. with location (DE)	LD SP, IX	Load SP with IX
LD I, I	Load Acc. with I	LD SP, IY	Load SP with IY
LD A, (nn)	Load Acc. with location nn	LDDE	Load location (DE) with location (HL), decrement DE, HL and BC
LD A, R	Load Acc. with Reg. R	LDDR	Load location (DE) with location (HL), decrement DE, HL and BC; repeat until BC=0
LD (BC), A	Load location (BC) with Acc.	LDI	Load location (DE) with location (HL), increment DE, HL, decrement BC
LD (DE), A	Load location (DE) with Acc.	LDIR	Load location (DE) with location (HL), increment DE, HL, decrement BC and repeat until BC=0
LD (HL), n	Load location (HL) with value n	NEG	Negate Acc. (2's complement)
LD dd, nn	Load Reg. pair dd with value nn	NOP	No operation
LD HL, (nn)	Load HL with location (nn)	OP s	Logical 'OR' or operand s and Acc.
LD (HL), r	Load location (HL) with Reg. r	OTDR	Load output port (C) with location (HL) decrement HL and B, repeat until B=0
LD I, A	Load I with Acc.	OTIR	Load output port (C) with location (HL), increment HL, decrement B, repeat until B=0
LD IX, nn	Load IX with value nn	OUT (C), r	Load output port (C) with Reg. r
LD IX, (nn)	Load IX with location (nn)	OUT (n), A	Load output port (n) with Acc.
LD (IX+d), n	Load location (IX+d) with value n	OUTD	Load output port (C) with location (HL), decrement HL and B
LD (IX+d), r	Load location (IX+d) with Reg. r	OUTI	Load output port (C) with location (HL), increment HL and decrement B
LD IY, nn	Load IY with value nn		
LD IY, (nn)	Load IY with location (nn)		
LD (IY+d), n	Load location (IY+d) with value n		
LD (IY+d), r	Load location (IY+d) with Reg. r		

POP IX	Load IX with top of stack	RR m	Rotate right through carry operand m
POP IY	Load IY with top of stack	RRA	Rotate right Acc. through carry
POP qq	Load Reg. pair qq with top of stack	RCR m	Rotate operand m right circular
PUSH IX	Load IX onto stack	RRCA	Rotate right circular Acc.
PUSH IY	Load IY onto stack	RRD	Rotate digit right and left between Acc. and location (HL)
PUSH qq	Load Reg. pair qq onto stack	RST p	Restart to location p
RES b, m	Reset Bit b of operand m	SBC A, s	Subtract operand s from Acc. with carry
RET	Return from subroutine	SBC HL, ss	Subtract Reg. pair ss from HL with carry
RET cc	Return from subroutine if condition cc is true	SCF	Set carry flag (C=1)
RETI	Return from interrupt	SET b, (HL)	Set Bit b of location (HL)
RETN	Return from non maskable interrupt	SET b, (IX+d)	Set Bit b of location (IX+d)
RL m	Rotate left through carry operand m	SET b, (IY+d)	Set Bit b of location (IY+d)
RLA	Rotate left Acc. through carry	SET b, r	Set Bit b of Reg. r
RLC (HL)	Rotate location (HL) left circular	SLA m	Shift operand m left arithmetic
RLC (IX+d)	Rotate location (IX+d) left circular	SRA m	Shift operand m right arithmetic
RLC (IY+d)	Rotate location (IY+d) left circular	SRL m	Shift operand m right logical
RLC r	Rotate Reg. r left circular	SUB s	Subtract operand s from Acc.
RLCA	Rotate left circular Acc.	XOR s	Exclusive 'OR' operand s and Acc.
RLD	Rotate digit left and right between Acc. and location (HL)		

TELEVIDEO® MODEL 910 PLUS TERMINAL OPERATOR'S MANUAL

TeleVideo Document No. B300021-001

February 1982

Copyright © 1982 by TeleVideo Systems, Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of TeleVideo Systems, Inc., 1170 Morse Avenue, Sunnyvale, California 94086.

Disclaimer

TeleVideo Systems, Inc. makes no representations or warranties with respect to this manual. Further, TeleVideo Systems, Inc. reserves the right to make changes in the specifications of the product described within this manual at any time without notice and without obligation of TeleVideo Systems, Inc. to notify any person of such revision or changes.

"Warning: This equipment generates, uses, and can radiate radio frequency energy, and if not installed and used in accordance with the instruction manual may cause interference to radio communications. As temporarily permitted by regulation, it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference, in which case the user of his own expenses will be required to correct the interference."

TeleVideo® is a registered trademark of TeleVideo Systems, Inc.

**TELEVIDEO SYSTEMS, INC.
1170 Morse Avenue
Sunnyvale, California 94086
408/745-7760**

LIMITED WARRANTY AND EXTENDED WARRANTY

STATEMENT OF LIMITED WARRANTY

TeleVideo Systems, Inc. ("TeleVideo") warrants to Distributor that its products, except software, will be free from defects in materials and workmanship for 180 days after shipment by TeleVideo. TeleVideo will repair or replace, at its option, any equipment or parts that TeleVideo determines were defective when shipped to Distributor. Distributor may pass along to its initial end-user customer ("Customer") the balance of its limited warranty coverage on the terms and conditions stated herein, up to a maximum of 90 days beginning on the date of shipment to Customer. This warranty may not be further assigned.

If service is required under this warranty, Distributor or Customer must: (1) notify TeleVideo in writing or by telephone of the defect; (2) obtain a TeleVideo Return Material Authorization ("RMA") number which must be shown on the outside of all shipping containers and in all correspondence; and (3) send the unit to TeleVideo freight prepaid unless otherwise instructed by TeleVideo. In making repairs, TeleVideo will replace parts as needed on an exchange basis. After repair, TeleVideo will prepay return freight charges.

LIMITED WARRANTY EXCLUSIONS

This limited warranty does not cover losses or damage which occur:

1. In shipment to or from Distributor or Customer.
2. Due to neglect, misuse or any cause other than ordinary use in commercial or industrial applications.
3. Due to adjustment, repair or modifications by other than TeleVideo-authorized personnel.
4. Due to improper environment, excessive or inadequate heating or air conditioning, and electrical power failures, surges or other irregularities.
5. Due to other causes beyond the control of TeleVideo, including but not limited to natural causes or disasters, war, insurrection, civil disturbances, labor disputes, requirements of domestic or foreign governments, and shortages or lack of materials, utilities or other resources.

Any statements made at our TeleVideo's product by salesmen, dealers, distributors or agents, unless in writing signed by an officer of TeleVideo, do not constitute warranties, shall not be relied upon by Distributor or Customer and are not part of the contract of sale.

All statements, technical information and recommendations in this document and in any manuals or related documents are believed to be reliable, but the accuracy or completeness thereof is not guaranteed.

TELEVIDEO DOES NOT WARRANT THAT ITS PRODUCTS ARE MERCHANTABILITY OR FIT FOR ANY PARTICULAR PURPOSE. THIS LIMITED WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY. TELEVIDEO MAKES NO WARRANTY WHATSOEVER CONCERNING ANY SOFTWARE PRODUCTS, WHICH ARE SOLD "AS IS" AND "WITH ALL FAULTS."

TELEVIDEO'S LIABILITY, WHETHER BASED ON CONTRACT, TORT, WARRANTY, STRICT LIABILITY OR ANY OTHER THEORY, SHALL NOT EXCEED THE PRICE OF THE INDIVIDUAL UNIT WHOSE DEFECT OR DAMAGE IS THE BASIS OF THE CLAIM. IN NO EVENT SHALL TELEVIDEO BE LIABLE FOR ANY LOSS OF PROFITS, LOSS OF USE OF FACILITIES OR EQUIPMENT, OR OTHER INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES. THE FOREGOING LIMITED WARRANTY IS THE EXCLUSIVE REMEDY PROVIDED TO DISTRIBUTOR AND TO CUSTOMER.

EXTENDED WARRANTY

TeleVideo offers an Extended Warranty Contract on the same terms and conditions as the original Limited Warranty. To take advantage of this Extended Warranty, you must sign the Extended Warranty Contract and return it, together with full payment, to TeleVideo prior to the end of your normal warranty period. The extended warranty lasts for one year; the cost is \$75.00.

To renew the extended warranty for another year, the same procedure must be followed.

Shipping charges are *not* included in the Extended Warranty. This is the only expense you incur.

TABLE OF CONTENTS

LIST OF FIGURES AND TABLES	
1. INTRODUCTION	
1.1 Terminal Overview	1
1.2 How to Use This Manual	1
1.3 Protect Yourself!	1
2. INSTALLATION	2
2.1 Introduction	2
2.2 Unpacking and Inspecting the Terminal .	2
2.2.1 Shipping Damage Inspection	2
2.2.2 Unpacking the Terminal	2
2.2.3 Inspecting the Terminal	2
2.2.4 Reporting Damage	2
2.2.5 Reshipping the Terminal	3
2.3 Preparing the Site	3
2.3.1 Power Requirements	3
2.3.2 Physical Requirements	3
2.4 Installation	3
2.4.1 Power Configuration	3
2.4.2 Connecting the Terminal to a Computer System or Modem	3
2.4.3 Connecting the Terminal to a Printer	4
2.4.4 Configuring the Terminal for the Computer and Printer	4
2.4.4.1 Character Sets	4
2.4.4.2 Video Display	6
2.4.4.3 Composite Video Jumper Options	6
2.4.4.4 Current Loop Option	6
2.4.4.5 Additional Modifications	10
2.5 Installation Checklist	10
3. OPERATION	11
3.1 Introduction	11
3.2 Turning on the Terminal	11
3.3 Keyboard Controls	11
3.3.1 Keyboard Layout	11
3.3.2 Key Functions	11
3.3.3 Cursor Control	14
3.4 Basic Operations	14
3.4.1 Tab Controls	14
3.4.2 Editing	14
3.4.2.1 Block Mode	14
3.4.2.2 Conversation Mode	14
3.4.3 Sending Data to the Printer	15
4. PROGRAMMING	16
4.1 Introduction	16
4.2 Monitoring Control Commands	16
4.3 FUNCT Key	16
4.4 Addressing and Reading the Cursor	17
4.4.1 Addressing the Cursor	17
4.4.2 Reading the Cursor	17
4.5 Visual Attributes	17
4.6 Protect Mode	18
4.6.1 Application	18
4.6.2 Effect	18
4.6.3 Procedure	18
4.6.3.1 Input	18
4.6.3.2 Protection	19
4.7 Tab Programming	19
4.7.1 Setting a Tab	19
4.7.2 Using Tabs	19
4.7.2.1 Typewriter Tabs (Protected and Unprotected)	19
4.7.2.2 Field Tabs (Protected Only)	19
4.7.2.3 Back Tab	19
4.7.3 Clearing Tabs	19
4.7.3.1 Typewriter Tabs	19
4.7.3.2 All Tabs	19
4.8 Editing Controls	19
4.8.1 Edit Modes	19
4.8.1.1 Local Edit Mode	19
4.8.1.2 Duplex Edit Mode	20
4.8.2 Cursor Control	20
4.8.2.1 Cursor Control Codes	20
4.8.2.2 Normal Linefeed	20
4.8.3 Editing Commands	20
4.8.3.1 Character Insert	20
4.8.3.2 Character Delete	20
4.8.3.3 Line Insert	20
4.8.3.4 Line Delete	20
4.8.3.5 Erase to End of Line	20
4.8.3.6 Erase to End of Line with Nulls	20
4.8.3.7 Erase to End of Screen	20
4.8.3.8 Erase to End of Screen with Nulls	20
4.9 Clear Function	20
4.9.1 Clear Unprotected to Nulls	21
4.9.2 Clear Unprotected to Spaces	21
4.9.3 Clear Screen to Half-Intensity Spaces	21
4.9.4 Clear All Data to Nulls	21
4.10 Disabling and Enabling the Keyboard	21
4.11 Cursor Attributes	21
4.12 Word Structure, Parity Settings, and Stop Bits	21
4.13 Send Function	22
4.13.1 Send Line Unprotected	22
4.13.2 Send Screen Unprotected	22
4.13.3 Send Line All	22
4.13.4 Send Screen All	22
4.13.5 Send Unprotected Message	22
4.13.6 Send Entire Message	22
4.14 Termination Character Selection	22
4.14.1 Page Terminator	22
4.14.2 Line Terminator	22
4.15 Print Function Programming	22
4.15.1 Transparent Print	23
4.15.2 Extension (Copy) Print	23
4.16 X-On/X-Off Control	23
4.17 Data Terminal Ready Control	23
4.18 Custom EPROM Applications	23
4.19 Bell	23
5. PREVENTIVE MAINTENANCE AND CARE	24
5.1 Care	24
5.1.1 Cleaning	24
5.2 Troubleshooting	24
5.2.1 Testing the Terminal (Self Test)	24
5.3 Repair	27
5.3.1 Changing the Line Fuse	27

TABLE OF CONTENTS

5.3.2 Changing the Power Supply Fuses	27	
5.4 Technical Assistance	27	
APPENDICES		27
A. Specifications	27	
B. ASCII Code Chart	29	
GLOSSARY		29
INDEX	31	
OPERATOR'S QUICK REFERENCE GUIDE		Inside back cover
SWITCH SETTING REFERENCE CHART		Inside back cover

LIST OF FIGURES

2-1 Location of Screws in Terminal Cover	2
2-2 Dimensions	3
2-3 Rear Panel	3
2-4 Switch Setting Example	6
2-5 Logic Board	7
2-6 Interior of Terminal	8
2-7 Current Loop Board	9
2-8 Current Loop Board in Relation to Logic Board	9
3-1 Keyboard Layout	11
3-2 Communication Modes	14
3-3 Screen Display	15
4-1 Video Attributes and Monitor Mode	16
4-2 Bit Structure of a Serial Data Word	22
4-3 Print Modes	23

LIST OF TABLES

2-1 P3 (Computer Interface) Pin Connections	4
2-2 P4 (Serial Printer Interface) Pin Connections	4
2-3 a. Switch Settings	5
b. Switch Settings for Baud Rates	6
2-4 Switch Settings of S1 for Common Word Structures	6
2-5 Character Set Jumper Options	6
2-6 Possible Current Loop Configurations	9
2-7 RS232C Terminal Interface Jumper Options	10
3-1 Function of Keys	12
4-1 Cursor Coordinates	17
4-2 Escape Sequences for Visual Attributes	18
4-3 Switch Settings for Parity and Data Bits	21
5-1 Troubleshooting Terminal Problems	24

1. INTRODUCTION

This manual will explain how to install, operate, program, and troubleshoot your new terminal. The manual has been designed to help you use the terminal easily regardless of your previous experience with terminals.

1.1 TERMINAL OVERVIEW

The Model 910 *PLUS* CRT terminal is a modular-design unit. Its nonglare green screen with high resolution characters reduces operator fatigue. Characters can be green on black or black on green.

The terminal includes many deluxe features. During installation you can change the terminal to one of four language character sets (English, Spanish, German, or French). Fifteen baud rates are available to fit your system requirements. An RS232C printer port allows you to connect an auxiliary printer of your choice. An optional current loop interface can be added, allowing the terminal to be installed up to 1,000 feet from your computer system.

You can select video attributes, transmission modes, and cursor appearance. Additional commands control protected fields, editing modes, monitor mode, handshaking protocol, and extension or copy print. Using a special "FUNCT" key plus an additional character allows you to quickly transmit a preprogrammed command sequence. Transmission can be conversational or block, editing can be local or duplex.

1.2 HOW TO USE THIS MANUAL

As you progress through the manual, you will find the following chapters:

2. INSTALLATION

Setting up your site for the terminal, the power requirements, unpacking and checking the terminal, setting switches to take advantage of the options available, configuring the terminal for your computer system and printer.

3. OPERATION

Turning on the terminal, a description of the keyboard and functions of the keys, using tabs, editing, sending data to the computer and the printer.

4. PROGRAMMING

Controlling the terminal through commands from your computer system: programming special functions, setting visual attributes, monitoring the program, loading and reading the cursor position, adding custom RAM and ROM, disabling the keyboard and printer.

5. TROUBLESHOOTING AND SERVICE

Periodic cleaning and inspection of the terminal, troubleshooting simple problems (using a table of symptoms, possible causes, and solutions), using self-test, service under warranty.

GLOSSARY

Explanation of terms commonly used in this manual.

APPENDICES

Specifications and reference tables.

INDEX

References to main subsections by subject.

OPERATOR'S QUICK REFERENCE GUIDE


Lists all control and escape commands.

Each section of the manual is numbered. To find a topic later, look in the index and find the appropriate section.

As you read the manual, you will notice some special symbols at the left margin of the text. These symbols call your attention to information of special importance. The symbols used are:



General note giving information to every operator.



Programming note giving information of special significance to the programmer.



Warning giving information concerning the safety of the operator or possible loss of data. When you see this note, STOP and read the note before proceeding!

1.3 PROTECT YOURSELF!

When you install or test the terminal, observe standard safety precautions (as you would with any electrical or electronic equipment). Only qualified service personnel should open the terminal housing. Disconnect all power before performing any inspection or maintenance.



Beyond the normal precautions, you should be aware of two additional conditions:

1. If the CRT tube breaks, always wear heavy rubber gloves or use tongs to pick up the broken CRT fragments since the coating on the inside of the tube is poisonous.



- 2 Even after the power is turned off, charges are retained by the CRT and capacitors. Always discharge them to ground before touching them. Never reach into the terminal enclosure unless someone capable of giving aid is present.



- 1 Remove the terminal cover by removing the screws underneath the front bottom of the keyboard. Lift up the cover carefully.

2. INSTALLATION

2.1 INTRODUCTION

This chapter will tell you how to unpack and check your terminal for damage, check power and site requirements, and set the power and interface configurations. A brief checklist at the end will make sure you did not skip any part of the installation process.

Once your terminal is installed, you will be ready to operate the terminal. You will probably not need to refer to this chapter again unless you move the terminal, reship it, or use it with another computer system.

As you start the installation, you will want to have some information about your computer system and its configuration requirements.

2.2 UNPACKING AND INSPECTING THE TERMINAL

2.2.1 Shipping Damage Inspection

After the terminal is delivered to you, inspect the shipping container as well as the terminal (inside and out) for damage before taking it to your installation site. You should inspect the container for obvious damage before accepting delivery of the terminal. If damage is found, note it on the waybill and require the delivery agent to sign the waybill. Notify the transfer company immediately and submit a damage report to the carrier, your dealer, and to TeleVideo. If no exterior damage is found, unpack the terminal and inspect it for hidden damage.

2.2.2 Unpacking the Terminal

Carefully unpack the terminal from the shipping container. Avoid using sharp instruments to open the container. Save the packing container and material for possible use in reshipping the terminal.

2.2.3 Inspecting the Terminal

After you unpack the terminal, inspect it thoroughly for hidden damage and loose components or fittings. The inspection checklist is as follows:

The terminal will now be top heavy and will have a tendency to fall over backwards. Be sure there is sufficient table room.

- 2 Inspect the keyboard and display cabinet interior for shipping damage.
- 3 Examine cable harnesses for stress, loose or broken wires, or broken cable ties.
- 4 Examine all internally mounted components for loose or missing hardware.
- 5 Tighten all loose hardware.
- 6 Clean loose debris from the cabinet interior.
- 7 Replace the cover. Do not overtighten the screws.




Figure 2-1 Location of Screws in the Terminal Cover

2.2.4 Reporting Damage

If hidden damage is found, immediately notify the transfer company of the damage. Save all packing materials for the transfer company's inspection, file a damage report with the carrier, and notify your dealer and TeleVideo of the damage. Since terms of sale for the terminal are FOB TeleVideo, Sunnyvale, California, TeleVideo is not responsible for any damage which occurred during shipment and will not repair this damage under warranty. All repairs for shipping damage are billable. Prompt notification of damage will ensure claim validity and expedite payment for necessary repairs by the transfer company or its insurance agent.

2.2.5 Reshipping the Terminal

Should you need to reship the terminal, follow these procedures:

1. Remove the two screws on the bottom front of the terminal and lift off the cover.
2. Check the integrity of the cabling and security of internal mounting hardware.
3. Replace cover, being careful not to overtighten the screws.
4. Repack the terminal in the original TeleVideo shipping container or other suitable materials.

2.3 PREPARING THE SITE

Before you proceed with the actual installation, make sure you are ready with the proper power and a large enough table.

2.3.1 Power Requirements

- 115 VAC 60 Hertz at 0.5 amp
OR
- 230 VAC 50 Hertz at 0.25 amp
- 55 watts
- NEMA standard 5-15R, 3-prong receptacle (US only)

2.3.2 Physical Requirements

- Flat, level area
- Surface dimensions: 13 $\frac{1}{4}$ inches (33.66 cm) high
16 $\frac{1}{8}$ inches (40.96 cm) wide
20 $\frac{1}{8}$ inches (50.96 cm) deep
- Recommended ventilation clearance is 4 inches (10.2 cm) on all sides. Refer to Figure 2-2.




Figure 2-2 Dimensions

2.4 INSTALLATION

The actual installation and set-up consists of only three steps:

1. Configuring the terminal for either 115 or 230 VAC operation.
2. Connecting the terminal to the computer or a modem (and to a printer, if used).
3. Configuring the terminal by setting switches and installing jumper options.

2.4.1 Power Configuration

Depending on your location, the terminal can be configured to operate with either 115 VAC (United States) or 230 VAC (international).

115 VAC Configuration—Keep the three-prong plug which is provided with the terminal and make sure your outlet is grounded. If an adapter is used, ground with a pigtail.

230 VAC Configuration—If you are located outside the United States and use 230 VAC power, cut off the U.S.-style three-prong plug provided and install a connector compatible with your local power receptacles. The power cord wires are color-coded as follows:

- Green Earth ground
- Black Primary power (hot)
- White Primary power return (neutral)

Set the power select switch (located underneath the terminal) to either 115 or 230 V (Fig. 2-3). You will set Hertz to match your power frequency when you set switch S2.




Figure 2-3 Rear Panel

2.4.2 Connecting the Terminal to a Computer System or Modem

You can connect the terminal directly to your computer system or use a modem. Table 2-1 points out pin connections which may be used.

The interface connection to the computer system (main) port is P3, located on the rear of the terminal. The connector configuration of P3 is given in Table 2-1.

Table 2-1
P3 (Computer Interface)
Pin Connections

Pin No.	Signal Name ¹
1	Frame Ground
2	Transmit Data Output
3	Receive Data Input
4	Request To Send Output
5	Clear To Send Input
6	Data Set Ready Input (opt.)
7	Signal Ground
8	Carrier Detect Input
12	Current Loop +, Receive
13	Current Loop -, Transmit
20	Data Terminal Ready Output
24	Current Loop -, Receive
25	Current Loop +, Transmit

Notes

1. Reference EIA Standard RS232 for Signal Definitions

2.4.3 Connecting the Terminal to a Printer

Your terminal can be connected to an auxiliary serial printer to make a permanent hard copy of data displayed on the screen. The terminal's serial printer interface allows the terminal to be used with most RS232-compatible serial printers currently available on the market, including both character-by-character and buffered printers. The serial printer interface is a 25-pin connector, P4, located on the rear of the terminal. Table 2-2 defines the serial printer interface pin connections.

Table 2-2
P4 (Serial Printer Interface)
Pin Connections

Pin No.	Signal Name
1	Protect Ground
3	Transmit Data
6	Data Set Ready
7	Signal Ground
20	Data Terminal Ready

2.4.4 Configuring the Terminal for the Computer and Printer

Two switches (located on the rear of the terminal and shown in Fig. 2-2) allow you to configure the terminal to operate according to the requirements of your computer system and printer. This section describes these switch settings.

The optional conditions controlled by these switches are:

Baud Rates

You can select any of 15 baud rates according to the requirements of your computer system.

Character Sets

You can select English, French, German, or Spanish character sets.

Hz

You can set the Hz switch to match your powerline frequency.

Parity, Stop Bits, and Word Structure

You can set the parity, number of stop bits, and number of bits in the word structure to match the requirements of your computer system.

Signals

You can connect/disconnect Data Set Ready, Data Carrier Detect, and Data Terminal Ready.

Transmission


You can select half or full duplex (conversational mode) or block mode.

Set your printer's baud rate to match the computer's baud rate. (This rate is also used for switch S1 dipswitches 1 through 4 as described in Table 2-3b.)



Whenever you change any switches, press BREAK twice while holding down the SHIFT key. This allows the software to scan all new switch positions.

2.4.4.1 Character Sets-- You can select any of four possible character sets. The standard set is English. To select another character set, refer to Table 2-5.



Character sets are resident in the character generator. You must reprogram the terminal system ROM for the particular keyboard layout desired.

Table 2-3a
External Switch Settings

Switch	Dipswitch	Position		Function
		Open (Up)	Closed (Down)	
S1	1,2,3,4			Computer baud rate; see Table 2-3b
	5	x	x	Seven-bit word structure Eight-bit word structure
	6	x	x	Send parity No parity
	7	x	x	Even parity Odd parity
	8	x	x	Two stop bits One stop bit
	9	x	x	Autowrap on Autowrap off
	10	x	x	Performs CR/LF upon receipt of CR Performs CR upon receipt of CR
	1	x	x	Block Conversational
	2	x	x	Half duplex Full duplex
	3	x	x	50 Hertz ¹ 60 Hertz ¹
S2	4	x	x	Local edit Duplex edit
	5	x	x	Underline cursor Block cursor
	6	x	x	Cursor down key as in 912/920 Cursor down key as in 925/950
	7	x	x	Green on black Black on green
	8	x	x	Data Set Ready disconnected Data Set Ready connected
	9	x	x	Data Carrier Detect disconnected Data Carrier Detect connected
	10	x	x	Data Terminal Ready disconnected Data Terminal Ready connected

NOTES

Set to match powerline frequency to avoid screen flicker.

Table 2-3b
Switch Settings for Computer Band Rates

Switch	Position	Baud Rate Setting
S1	1 2 3 4	9600
	D D D D	
	D D D U	50
	D D U D	75
	D D U U	110
	U U D D	135
	D U D U	150
	D U U D	300
	D U U U	600
	U D D D	1200
	U D D U	1800
	U D U D	2400
	U D U U	3600
	U U D D	4800
	U U D U	7200
	U U U D	9600
	U U U U	19200

Legend: U = Up
D = Down

Table 2-4
Switch Settings of S1 for Common Word Structures
(Data Bits, Stop Bits, and Parity)

Position	6	7	8	Data Bits	Parity	Stop Bits
U	D	X	D	7	None	1
U	D	X	U	7	None	2
U	U	D	U	7	Odd	1
U	U	D	U	7	Odd	2
U	U	U	D	7	Even	1
U	U	U	U	7	Even	2
D	D	X	D	8	None	1
D	D	X	U	8	None	2
D	U	D	D	8	Odd	1
D	U	U	D	8	Even	1

Legend: U = Up
D = Down
X = Either up or down



If word structure, parity, or stop bits are set incorrectly, the terminal will only display @ signs when it is turned on.




Figure 2-4 Switch Setting Example

Table 2-5
Character Set Jumper Options

French Cut trace between E4 and E5. Ensure that E6 and E7 are connected.

German Cut trace between E6 and E7. Ensure that E4 and E5 are connected.

Spanish Cut trace between E6 and E7 and E4 and E5.

2.4.4.2 Video Display—You can set the terminal display to be green on black, (normal) or black on green (reverse) and cause the cursor to be an underline or a block, displayed as steady or blinking. (See Table 2-3a.)

2.4.4.3 Composite Video Jumper Option—To drive a monitor in addition to or other than the terminal monitor, modify the logic board (Fig. 2-5) by adding an Amphenol BNC connector (Part 227169-5) to the rear of the terminal case. (See Fig. 2-6 for recommended placement.)

Connect the center lead of the BNC connector to P2 pin 6 and the BNC ground lead to P2 pin 3. Cut the trace between E10 and E11. Install a jumper between E12 and E13.

The monitor should not be more than 10 feet from the terminal.

2.4.4.4 Current Loop Option—Installing an optional current loop board enables you to operate the terminal up to 1,000 feet from your computer system.

Before you install the optional current loop board, inspect it for possible shipping damage (i.e., bent pins, cracked board, etc.).

Make cuts and jumpers on the current loop board (shown in Figure 2-7) according to the desired configuration. (Possible configurations are described in Table 2-6.)

Remove the terminal cover by removing the two screws in the bottom of the case. (Figure 2-1 shows the location of these screws.)




Figure 2-5 Logic Board




Figure 2-6 Interior of Terminal




Figure 2-7 Current Loop Board




Figure 2-8 Current Loop Board
in Relation to Logic Board

Table 2-6
Possible Current Loop Configurations

Mode ¹	Transmit/ Receive	Cut	Jumper	P3 Pin No.
Full Duplex Active	Transmit	W2 to W3	W1 to W3 W3 to W4	Pin 25 – Pin 13 +
	Receive	W6 to W7	W5 to W6 W7 to W8	Pin 12 – Pin 24 +
Passive	Transmit	None	None	Pin 25 + Pin 13 –
	Receive	None	None	Pin 12 + Pin 24 –
Half Duplex Active	Transmit and Receive	W3 to W4	W1 to W2 P3-13 to P3-12	Pin 25 – Pin 24 +
	Transmit and Receive	None	P3-13 to P3-12	Pin 25 + Pin 24 –

Notes

¹Active = terminal supplies the current source; passive = computer supplies the current source.

Insert the current loop board into the 16-pin socket located on the terminal control board. Refer to Figure 2-3 for socket position; Figure 2-8 shows where to insert the screw, spacer, washer, and nut.

Replace the terminal cover using the screws you removed. Be careful not to overtighten the screws.

Connect your computer to the terminal, using a cable with pins as shown in the column labeled P3 Pin No. in Table 2-6.

2.4.4.5 Additional Modifications—Table 2-7 describes other jumper options which will change the terminal's interfaces.

**Table 2-7
RS232C Terminal Interface Jumper Options**

1. Standard Set Up (no modifications to printed circuit board)

- a. Data Carrier Detect (DCD), P3 pin 8, is used to monitor status of an external modem.
- b. Data Terminal Ready (DTR) output is sent to the computer when DTR from printer port is received.

2. Jumper Options

- a. Data Set Ready (DSR), P3 pin 6, can be used to monitor the external modem rather than DCD.

To install: Cut the trace between E14 and E15. Add a jumper between E15 and E16.

- b. Use Request to Send (RTS) to send DTR to computer rather than DTR from printer.

To install: Cut the trace between E18 and E19. Add a jumper between E17 and E19.

(Refer to Figure 2-5)

2.5 INSTALLATION CHECKLIST

Before you proceed to the next chapter and turn on the terminal, check to be sure you installed the terminal correctly.

1. Did you install the correct power plug for your wall outlet?

2. Did you set the power selector switch to match your power requirements?

3. Is the main interface cable to the computer system properly wired and plugged in?

4. If you are using a printer, did you plug in the printer interface connector?

5. Did you set the switches for the correct

- Baud rate (both for terminal and printer)?
- Stop bits?
- Word structure?
- Parity?

6. Did you set switches for

- 50 or 60 Hertz (to match your powerline/frequency requirements)?
- Full or half duplex?

If the answers are YES, then you are ready to proceed with actually using the terminal.

Enter here the serial number, date received, and switch settings. This will expedite any technical conversations about your terminal.

Serial Number_____

Date Received_____

Switch Settings Used:
(Enter U or D for Up or Down)

S1	U/D	S2	U/D
1	—	1	—
2	—	2	—
3	—	3	—
4	—	4	—
5	—	5	—
6	—	6	—
7	—	7	—
8	—	8	—
9	—	9	—
10	—	10	—

3. OPERATION

3.1 INTRODUCTION

This chapter will lead you step-by-step through the operation of the terminal. Even if you have never used a computer terminal before, you will be able to use the terminal easily if you read this chapter carefully. If you are a programmer, you will want to continue on to Chapter 4, which covers additional information for programming a computer to interface with your terminal.

In this chapter you will learn about:

- Turning on and adjusting the terminal's display screen
- Using the various keys on the keyboard
- Directing data to the computer system and the printer through send commands
- Setting tabs
- Communicating with your computer system

3.2 TURNING ON THE TERMINAL

Turn on the terminal as follows:

1. Make sure the ON/OFF switch at the back of the terminal (Figure 2-3) is OFF.
2. Plug the terminal cord into a grounded outlet (115 VAC in United States).
3. Push the end of the rocker power switch marked with a white dot. The terminal should beep within one second, indicating that power is on and the CPU has initialized the terminal. After another 10 to 15 seconds, the cursor should appear in the upper left corner of the screen (home).
4. If the cursor does not appear at the home position, press the home key on the keyboard. If the cursor

still does not appear, check the contrast control at the rear of the terminal (Figure 2-3).

5. Adjust the contrast control for the desired screen intensity.
6. Follow the sign-on protocol required by your computer system.
7. Refer to Chapter 5 if the installation does not proceed smoothly.

3.3 KEYBOARD CONTROLS

In addition to standard alphanumeric typewriter keys, your terminal has several keys which perform special operations. These special keys can be used in conjunction with your computer to allow:

- Modifying action on other keys
- Editing
- Entering preprogrammed data

Each key on the keyboard is actually a switch. Sometimes two keys can be used with any alpha or numeric keys to provide a totally different message to the computer. When used together, these keys control the generation of data sent to the computer system and the receipt and printing of information.

3.3.1 Keyboard Layout

Figure 3-1 illustrates the keyboard layout. The character keys highlighted in Figure 3-1a include all alphabetic characters (a through z), numbers (0 through 9), punctuation marks, and mathematical symbols.

3.3.2 Key Functions

Table 3-1 summarizes the function of the special keys which are highlighted in Figure 3-1b. Many of these keys are also listed in the Operator's Quick Reference Guide on the inside back cover.




Figure 3-1a Keyboard Layout




Figure 3-1b Keyboard Layout

**Table 3-1
Function of Keys**

Key Name	Transmitted? (Yes/No)	Repeat Action? (Yes/No)	Description
Space Bar	Y	Y	Causes a blank space to appear on the display and transmits an ASCII space code (20 Hhex).
SHIFT	N	N	Selects upper character inscribed on a key, changes operation of most special keys, and capitalizes alpha characters.
ALPHA LOCK	N	N	Locks the SHIFT keys so that all alpha keys transmit codes for upper-case characters. The key is pressed to lock and pressed again to release.
TAB	Y	Y	(CTRL/I)—TAB moves the cursor forward to typewriter tabs (Protect mode off) or to the start of the next unprotected field (Protect mode on).
BACK TAB	Y	Y	(ESC I)—Moves cursor backward to typewriter tabs (Protect mode off) or to the previous start of an unprotected field (Protect mode on).
CTRL (Control)	N	N	Generates normally-nondisplayed ASCII control codes when used in conjunction with another key. The CTRL key combinations are used for special action by the terminal and/or the application program in the computer.
ESC (Escape)	Y	N	The CTRL key is always used simultaneously with the other character in the command; i.e., the CTRL key is pressed first and held down while the other key is pressed. (It is similar in action to the SHIFT key.) The commands which require simultaneous depression of two keys are indicated by a slash separating the two key names. The ESC key sends an ASCII code for escape to the display processor. The key is generally used to momentarily leave (escape) an application program in order to use a special feature or function. Another function of the ESC key causes the next control character entered to be displayed on the screen. This facilitates putting control characters on the screen without going into monitor mode.



Table 3-1
Function of Keys

Key Name	Transmitted? (Yes/No)	Repeat Action? (Yes/No)	Description
RETURN/ ENTER	Y	N	The ESC key is used in conjunction with one alphanumeric character in the command sequence; i.e., the ESC key is pressed and released before the second key is pressed.
HOME	Y/N	N	(CTRL/M)—The RETURN and ENTER keys perform the same function. They send the ASCII code for a carriage return (CR) to the display or computer. The communication mode used causes the terminal to transmit a CR (or CRLF) to the computer and/or the cursor to be moved to the first unprotected position.
			If the entire current line is protected, the code moves the cursor to the next unprotected position on the page.
LINEFEED	Y	Y	The terminal features an auto wraparound function which eliminates the need to manually enter a carriage return and a linefeed at the end of each 80-character line.
BACKSPACE ←	Y/N	Y	(CTRL/H)—Moves cursor one character to the left.
↑	Y/N	Y	(CTRL/K)—Moves cursor up one line.
↓	Y/N	Y	(CTRL/J or CTRL/V)—Moves cursor down one line. If the cursor is on the bottom line of the screen, the code has no effect. The code transmitted is determined by setting of switch S2.
→	Y/N	Y	(CTRL/L)—Moves cursor one character to the right.
DEL (Delete)	Y	Y	The DEL key sends an ASCII DEL character to the computer. This is usually interpreted by the computer as a character erase code.
BREAK	Y	N	Transmits a 250-millisecond break pulse to the computer.
Clear Space	Y/N	Y	Replaces all unprotected characters on the page with spaces. When pressed the same time as SHIFT (ESC'), it clears the entire page to nulls and turns off protect and half intensity modes.
PRINT	N	N	The PRINT key toggles the extension print mode on or off.
"FUNCT"	Y	N	The FUNCT key transmits a user-selected character bracketed by CTRL/A (SOH) and CR.

3.3.3 Cursor Control

The lighted rectangular block which appears on the screen indicates the entry spot for the following characters to be typed. It is called a "cursor." During typing, the cursor moves from left to right. As it reaches the end of a line, it "wraps around" to the beginning of the next line. If you place the cursor over a character which you have already typed, the character within the cursor will be changed into a reverse image within the cursor. (If the characters have been green on a black background, the cursor will appear as a green rectangle around a black character.)

The movement of the cursor is easy to control. To move the cursor, press one of the cursor control keys marked with an arrow. The cursor will move in the direction of the arrow until you release the key. To return the cursor quickly to the top left position on the screen, press HOME. The cursor will now be in column one, line one.



If you are in local edit mode, cursor movement will not be transmitted to the computer.

The cursor display may appear any one of five ways. See 4.11.

3.4 BASIC OPERATIONS

This section describes various options available to you as you use the terminal:

- Editing data
- Tab controls
- Communicating with your computer system
- Printing

3.4.1 Tab Controls

You can set regular typewriter-style tabs or (if you are using protect mode as described in 4.6) field tabs. Refer to 4.7 for complete instructions on setting, using, and clearing tabs.

3.4.2 Editing

Should you need to change text on the screen, you can delete a line (either partially or completely) or the display (either partially or completely). This will give you space to enter the correct text. Deletions will start with the column position of the cursor. The terminal can also modify screen data using character insert/delete and line insert/delete. These both start at the character position also. Commands for editing are described in 4.8.

You can select one of three transmission modes by switch settings or using escape sequences. The three modes

available are block, half duplex (conversation), and full duplex (conversation). The communications flow caused by these modes are illustrated in Figure 3-2.




Figure 3-2 Communication Modes

3.4.2.1 Block Mode—Operating in the block mode generally consists of entering or changing text locally. In this mode, the terminal sends the results to the screen. When you are satisfied with the results of the data entry or change, you can enter an escape sequence to send the data to the computer. Block mode allows you to make all corrections before transmission.

To enter block mode, enter

ESC B

If switch S2 is set for block mode, the terminal will revert to conversation mode when an ESC C is received or entered.

3.4.2.2 Conversation Mode—In this mode, two-way transmission occurs continuously between the screen and the computer. You can either send the information to the computer *at the same time it is displayed on the screen*, or you can send it to the computer and the computer will echo back the information on the screen. (The time needed to echo back the information is so short it will seem to happen simultaneously.) Regardless of when you send data, the terminal can always receive information from the computer. When the information is displayed simultaneously with the transmission, it is called "half duplex." When the information is sent first to the computer and echoed back to the terminal, it is "full duplex." Refer to Figure 3-2 for a diagram of the information flow.

To enter conversation mode, enter

ESC C

The terminal is conversational in either half or full duplex modes.

Half Duplex Mode

The half duplex mode sends keyboard entries to the screen and to the computer at the same time.

Full Duplex Mode

The full duplex mode sends keyboard entries to the computer only. If the computer is programmed to act upon a code received from a keyboard entry, it may echo the result back to the terminal. For example, if the "A" is pressed on the keyboard, the computer will probably send the "A" back to the screen.

3.4.3 Sending Data to the Printer

When the printer is printing on a continuous basis, it is an extension of the line from the computer to the terminal—this mode of printing is thus called extension or copy all.

To start extension printing, either press the PRINT key or enter

ESC (a

To stop printing, press PRINT again or enter

ESC A

You can also send information from the computer to the printer without displaying it on the screen. This is called transparent mode.

Section 4.15 describes commands used for transparent print.




Figure 3-3 Screen Display

4. PROGRAMMING

4.1 INTRODUCTION

Your computer program can completely control your terminal by transferring the appropriate ASCII codes. This chapter tells you how to translate keyboard functions into remote control functions.

Unless otherwise specified in the text, all control code sequences are transmitted to the terminal to elicit the response associated with the code.

4.2 MONITORING CONTROL COMMANDS

You can monitor control commands in several ways:

- Activate the monitor mode without transmitting the monitor mode code itself to the computer
- Transmit the monitor mode code to the computer

To enable monitor mode without transmitting that code to the computer, enter

CTRL/I

To terminate this mode, enter

CTRL/2

To enable monitor mode via the computer, enter

ESC U

MONITOR MODE CODES

CHARACTER SETS

HALF INTENSITY

BLANK REVERSE

REVERSE

BLINK REVERSE

NORMAL VIDEO

BLANK NORMAL

BLINK NORMAL

BLANK BLINK

REVERSE UNDERLINE

BLANK REVERSE UNDERLINE

BLINK REVERSE UNDERLINE

BLANK BLINK REVERSE

NORMAL UNDERLINE

BLANK NORMAL UNDERLINE

BLINK NORMAL UNDERLINE

S1 S2

X: DONT CHANGE



This must be echoed by the computer or monitor mode will not be activated.

To terminate the display of the control commands, enter either

ESC u or ESC X

Figure 4-1 illustrates the monitor mode codes.

4.3 FUNCT KEY

Using the FUNCT (function) key in combination with any key enables you to quickly transmit a three-character sequence of commands.

To enter a function command, press the FUNCT key and at the same time press a key. The first code which is transmitted will always be

SOH (Control A)

The second code will be the ASCII code of the depressed key. The third code will always be a CR (Table 2-3).

Program your computer's input/output string routine to catch the entire string and then process it (unless you are using an interrupt-driven computer, in which case you do not need to worry about data being lost).




Figure 4-1 Video Attributes

4.4 ADDRESSING AND READING THE CURSOR

The computer can tell the terminal where to position the cursor with a four-character escape sequence. This is called **addressing** or **loading** the cursor.

4.4.1 Addressing the Cursor

To address the cursor, enter

ESC =

Then enter two more characters to represent the absolute row or line and column where the cursor will rest. Using Table 4-1, find the ASCII code representing the desired row. Note that the line number can not be greater than 24. Enter the appropriate ASCII code. Next find the ASCII code corresponding to the desired column position (1 through 80 possible) and enter that code. For example, if you want to program the cursor to go to Row 9, Column 50, enter

ESC = (Q

4.4.2 Reading the Cursor

The computer can also read the cursor's row and column position. To read the cursor's position, enter

ESC ?

Following the cursor coordinates (row and column), the terminal will transmit a CR.

4.5 VISUAL ATTRIBUTES

You can define the appearance of each line on the screen (a whole line or only part of a line). Each line must be defined separately (except half intensity). Several attributes can be used on each line (i.e., blinking set at the beginning followed by underlining set later in the line).

Reverse Video Changes background of screen on line to the reverse of that which appears on power ON. If screen is normally black with green characters, this line will now be green with black characters.¹

Table 4-1
Cursor Coordinates

CURSOR POSITIONING					
POSITION R or C ¹	ASCII CODE Transmitted	POSITION C	ASCII CODE Transmitted	POSITION C	ASCII CODE Transmitted
1	Space	33	@	65	
2	!	34	A	66	a
3	*	35	B	67	b
4	#	36	C	68	c
5	\$	37	D	69	d
6	%	38	E	70	e
7	&	39	F	71	f
8	.	40	G	72	g
9	(41	H	73	h
10)	42	I	74	i
11	*	43	J	75	j
12	+	44	K	76	k
13	:	45	L	77	l
14	,	46	M	78	m
15	.	47	N	79	n
16	/	48	O	80	o
17	0	49	P	81	p
18	1	50	Q	82	q
19	2	51	R	83	r
20	3	52	S	84	s
21	4	53	T	85	t
22	5	54	U	86	u
23	6	55	V	87	v
24	7	56	W	88	w
25	8	57	X	89	x
26	9	58	Y	90	y
27	:	59	Z	91	z
28	,	60	-	92	-
29	<	61	/	93	/
30	=	62	1	94	1
31	>	63	^	95	^
32	?	64	-	96	-
					DEL/RUB

Notes

1. Value of R can't be greater than 24.

Half Intensity Changes intensity to half of normal on a character-by-character basis.



Half intensity differs from other visual attributes in that once it is set, it affects all characters entered (regardless of cursor position) until it is turned off.

Underline Creates a solid line below all characters on the line (including the line created by the underscore key).³

Blink Causes all characters on the line to blink.⁴

Blank: All data entered on the line will be invisible to you but will print out and be transmitted to the computer. (A typical application might be payroll information.)⁵

Note:

1. Attribute starts with cursor position and continues until another attribute or end of line is encountered.

Figure 4-1 illustrates the visual attribute.

4.5.1 Setting

To set a visual attribute, place the cursor one position *before* you want the attribute to start. Attributes occupy a character position. If you want the whole line changed, place the cursor at column one before entering the attribute command (ESC G).

Table 4-2
Escape Sequences for
Visual Attributes

Description	Escape Sequence
Normal video (green on black)	ESC G0
Blank (invisible normal video)	ESC G1
Blink	ESC G2
Blank (invisible blink)	ESC G3
Reverse video (black on green)	ESC G4
Blank (invisible reverse video)	ESC G5
Reverse and blink	ESC G6
Blank (invisible reverse blink)	ESC G7
Underline	ESC G8
Blank (invisible underline)	ESC G9
Underline and blink	ESC G=
Blank (invisible blink underline)	ESC G;
Underline and reverse	ESC G <
Blank (invisible underline reverse)	ESC G =
Underline and reverse and blink	ESC G >
Blank (invisible underline reverse and blink)	ESC G?

4.6 PROTECT MODE

4.6.1 Application

Using protect mode during the creation of a page allows you to protect designated areas of the page from future change by the operator and control the transmission of those areas.

Using protect mode is actually a two-step process: input and protection.

A typical application would be the creation of a form, leaving blank spaces for later entry or variable information. Were the form headings not protected by protect mode, they would be vulnerable to change or accidental deletion as the form was being filled in.


4.6.2 Effect

Protected areas appear on the screen at half the regular intensity. The cursor is not able to enter a field which has been protected, but will instead advance across that area to the next unprotected field when the operator enters a \rightarrow or \leftarrow . Linefeed, \downarrow , or \uparrow may, however, move the cursor to the protected field. The screen does not scroll up in protect mode. If the whole screen is protected, the cursor will go to the home position and will not move.

Protect mode affects cursor action during tabulating, editing, sending, and printing.

4.6.3 Procedure

4.6.3.1 *Input*—Individual areas (fields) which will be given blanket protection from later change are created using protected writing mode.



Information must be input using this procedure if it is to be protected later.

To start protected writing, position the cursor where the first protected character is to be located.

Enter

ESC (

This turns on protected writing mode (also called half intensity). Until the mode is reset, each character entered is displayed at half intensity.

Enter the information for that area of the screen.

Proofread the entry and change if necessary.

End data entry in that area by entering

ESC (


This turns off the protected writing mode (half intensity).

Move the cursor to the next area to be protected and repeat.

4.6.3.2 Protection—When all areas to be protected have been entered correctly, the whole screen is ready to be protected from change (protect mode on). Once this protection is given, the cursor will not be able to enter those areas unless the protection is removed.

To start protect mode, enter

ESC &



The position of the cursor is irrelevant during this escape sequence.

Protect mode protects all visual attribute codes within the defined protected area from overwriting or erasure. All data within protected areas is also protected.

To remove protect mode (protect off), enter

ESC *

4.7 TAB PROGRAMMING

As briefly described in Chapter 3, the cursor may be moved on the screen to preset typewriter-style tabs or, if protect mode is on, to field tabs. This section describes how to set, use, and clear both types of tabs.

4.7.1 Setting a Tab

To set a tab, move the cursor to the column position where you want a tab. Enter

ESC 1

Be sure you enter a numeral one, not a lower case L.

When protect mode is on, this ESC 1 code generates a vertical column of half-intensity spaces from the cursor position down to the first write-protected character or to the end of the page, whichever is first.

When protect mode is off, the code sets a typewriter-style column tab.

4.7.2 Using Tabs

4.7.2.1 Typewriter Tabs (Protected and Unprotected)—When the protect mode is off, CTRL/I causes the cursor to advance to the next typewriter-style tab set. If no tabs are set, the code has no effect and the cursor will not move.

When the protect mode is on, the cursor is moved to the first unprotected character following the next protected field.

4.7.2.2 Field Tabs (Protected Only)—With protect mode on, ESC i causes the cursor to move to the first unprotected character following the next protected field.

With protect mode off, this code has no effect.

4.7.2.3 Back Tab—When protect mode is off, ESC I causes the cursor to go back to the previous tab position set. If no tabs are set or if the cursor is on the first tab position, this code moves the cursor to the first column on the line.

If protect mode is on, ESC I moves the cursor back to the start of the first preceding unprotected field. If no preceding positions exist, the cursor will not move.

If the cursor is at the first unprotected position on the page, the code has no effect. If no protected fields exist, home position is considered the start of an unprotected field.

4.7.3 Clearing Tabs

4.7.3.1 Typewriter Tabs—You can clear a typewriter tab by putting the cursor on the tab position you wish to clear and entering

ESC 2

This code has no effect when protect mode is on.

4.7.3.2 All Tabs—To clear all tabs, enter

ESC 3

The position of the cursor when this code is entered is not important.

4.8 EDITING CONTROLS

The editing control sequences and a description of their functions follow:



Use of the editing commands may result in the loss of data. Read the following explanations of the editing control functions carefully.

4.8.1 Edit Modes

The edit modes which are described in this section can be selected either with the switches on the rear of the terminal or with control codes.

There are two edit modes available: local edit and duplex edit.

4.8.1.1 Local Edit Mode—Operating in local edit mode enables you to change the text using the edit keys (CLEARSPACE, BACKSPACE, ↑, ↓, →, ←, TAB, HOME, and BACK TAB) without transmitting these keys or any changes caused by these keys to the computer. To enter local edit mode, enter

ESC k

All other keys will operate normally while local edit is on.

4.8.1.2 Duplex Edit Mode—To set the edit keys described in 4.8.1.1 to operate in the mode set for the alphanumeric keys, enter

ESC1 (lower case "L")

For example, if the terminal is set for half-duplex operation, both the alphanumeric and edit keys will operate in half duplex mode.

4.8.2 Cursor Control

The cursor control key operation is described in 3.3.3. Escape and control sequences may be sent from the computer to perform the various cursor functions.

4.8.2.1 Cursor Control Codes—The cursor control codes and a description of their functions are described below.

Cursor Up. CTRL/K moves the cursor up one line

Cursor Down. Depending on the switch settings, CTRL/V or CTRL/J moves the cursor down one line. If the cursor is on the bottom line of the screen and switch 2 dipswitch 6 is down (925/950 mode), the code has no effect.

Cursor Left. CTRL/H is the same as BACKSPACE; it moves the cursor left to the next unprotected position on the page. If the cursor is currently in the first column of the line, it will move to the last column of the preceding line. If the cursor is currently at the first unprotected position on the screen, the code has no effect.

Cursor Right. CTRL/L moves the cursor right one column. If the cursor is at column 80, it moves the cursor to the first column of the next line. With protect mode off, it causes a scroll if the cursor is at column 80 of the last line. With protect mode on and the cursor at the last unprotected position on the page, the cursor will move to the first unprotected position.

Carriage Return. CTRL/M moves the cursor left to column 1 of the current line. If protect mode is on, it moves the cursor to the first unprotected position of the next unprotected field.

Cursor HOME. CTRL/\ moves the cursor to the first unprotected character on the page.

New Line. CTRL/_ (underline) causes the terminal to perform a CR and a LF.

4.8.2.2 Linefeed—With protect mode off, CTRL/J or linefeed (LF) advances the cursor to the next line on the page. If the cursor is at the bottom of the screen, a LF causes a new line of data to appear at the bottom of the screen and results in the loss of the top line of data on

the page (shifts the cursor down). The new line contains spaces.

If the cursor is at the bottom of the screen with protect mode on, LF moves the cursor to the top of the screen at the current column position. If that position is protected, it then moves the cursor to the next unprotected position.

4.8.3 Editing Commands

4.8.3.1 Character Insert—ESC Q causes the character at the cursor to move right one column and enters a space character at the cursor position. The character at column 80 is lost. If protect mode is on, this control will insert from the cursor position to the end of the line or to the first protected field.

4.8.3.2 Character Delete—ESC W deletes the character at the cursor position and moves all following characters left one position. At the end of the delete function, a space character is written into the last position on the line. If protect mode is on, character delete operates only from the cursor position to the end of the unprotected field or line.

4.8.3.3 Line Insert—With protect mode off, ESC E inserts a line consisting of spaces at the cursor position. This causes the cursor to move to the start of the new line and all following lines to move down one line, resulting in the loss of the last line on the screen. If protect mode is on, a line insert command has no effect.

4.8.3.4 Line Delete—When protect mode is off, ESC R deletes the line at the cursor position and all following lines move up one line. The cursor will move to column 1 of the line and spaces will be loaded into the last line of the screen. When protect mode is on, this code has no effect.

4.8.3.5 Erase to End of Line—ESC T erases all unprotected characters from the cursor to the end of the line (or field, if protect mode is on) and replaces them with spaces. If half intensity is on, half-intensity spaces will replace the erased characters.

4.8.3.6 Erase to End of Line with Nulls—ESC t erases all characters from the cursor position to the end of the line or the end of an unprotected field and replaces them with null characters.

4.8.3.7 Erase to End of Screen—ESC Y replaces unprotected characters from the cursor position to the end of the screen with spaces. If half intensity is on, erased characters will be replaced with half-intensity spaces.

4.8.3.8 Erase to End of Screen with Nulls—ESC y erases all unprotected characters from the cursor position to the end of the screen and replaces them with null characters.

4.9 CLEAR FUNCTION

The clear function is used in one of four ways to clear data from screen memory and/or computer memory.

4.9.1 Clear Unprotected to Nulls

ESC : clears all unprotected data on the screen to the null character.

4.9.2 Clear Unprotected to Spaces

ESC + or ESC / or CTRL/Z clears all unprotected data on the screen to spaces. If half intensity is on, the screen will be cleared to half-intensity spaces.

4.9.3 Clear Screen to Half-Intensity Spaces

ESC , clears all unprotected data on the screen to half-intensity spaces.

4.9.4 Clear All Data to Nulls

ESC * clears all data on the screen to nulls and resets the half intensity and protect modes.

4.10 DISABLING AND ENABLING THE KEYBOARD

You can disable all keyboard functions by remote commands from the computer. Once the keyboard is disabled, it can *only* be enabled once again by another remote command from the computer.



If your computer system echoes all codes, the keyboard may be accidentally disabled.

To disable the keyboard remotely, enter

ESC #

While the keyboard is disabled, all keys are disabled except FUNCT, PRINT, BREAK, CTRL/1, and CTRL/2.

To subsequently enable the keyboard, the terminal must receive an ESC" or you must press BREAK twice while holding down the SHIFT key to reset the terminal completely.

4.11 CURSOR ATTRIBUTES

The cursor display may appear any one of five ways. To set the cursor display, enter the control code for the desired attribute. Type the code in the exact sequence shown below:

Attribute	Code
Not displayed	ESC.0
Blinking block	ESC.1
Steady block	ESC.2
Blinking underline	ESC.3
Steady underline	ESC.4

4.12 WORD STRUCTURE, PARITY SETTINGS, AND STOP BITS

Each computer system has its own method for checking the transmission of characters from the terminal to verify

receipt. In Chapter 2 you were shown how to set the switches in the terminal to match the requirements of your computer system. Since these settings may be of importance in your programming, they are discussed in more detail here.

The first bit of the transmission is always used as a start bit to tell the computer that a character will be transmitted. (This is *not* part of the character code.) This start bit is always a one. A one may also be referred to as *true* or *mark* or *high*. A zero bit can also be called a *false*, *space*, or *low*.

Following the start bit, the terminal will now send either a 7- or 8-bit character code. These are *data bits*.

To verify correct receipt of the character code, computers may now require that the next bit received serve as a check on the transmission. This is called *parity*. Several methods are used, varying from system to system. The methods used are listed in Table 4-3.

Following any parity bit required, the terminal will also send (as set by the switch settings) either one or two stop bits to signal the end of the character code transmission. Stop bits are always ones.

Figure 4-2 shows the structure of a serial data word.

Table 4-3
Switch Settings for Parity
and Data Bits

Switch SI Bipswitch	Position Up	Position Down	Parity	Description
7	x		ODD	Requires that the total number of valid data bits be odd.
	x		EVEN	Terminal will add a one as necessary to make the total valid data bits sent even.
8	x ¹		One (or MARK or TRUE)	Requires that a one be sent in the parity position.
5		x ¹	ZERO (or SPACE or FALSE)	Requires that a zero be sent in the parity position.
6	x		SEND	Allows an odd or even parity to be sent.
		x	NONE (or NO)	Does not require a parity bit to be sent.
5	x			Causes 7 data bits to be sent.

NOTES

1. Selecting 2 stop bits on the terminal results in ONE parity.
2. Selecting 8 data bits on the terminal results in ZI:RO parity.




Figure 4-2 Bit Structure of a Serial Data Word

4.13 SEND FUNCTION

Once you have entered and edited data or text, you can transmit it to the computer by entering an escape sequence to send (ESC) data.

4.13.1 Send Line Unprotected

ESC 4 sends all unprotected data on a line from column 1 through the cursor position. This code also sends an FS code (FC Hex) as a field delimiter in place of each protected field and an end-of-text character at the end of the send transmission.

4.13.2 Send Screen Unprotected

ESC 5 sends all unprotected data on the screen from home through the cursor position. It sends an FS code (FC Hex) as a field delimiter in place of each protected field. The code also sends a line delimiter at the end of a line and an end-of-text character at the end of the send transmission.

4.13.3 Send Line All

ESC 6 sends all data from the first column through the cursor position. It also sends ESC) at the beginning of each protected field and ESC (at the end of each protected field. If the character at the cursor position is protected, the terminal sends ESC (to the computer. The code sends an end-of-text character at the end of the send transmission.

If the data to be sent includes attribute characters, these will be sent also [the terminal will automatically include the suitable escape sequences (ESC Gn)].

4.13.4 Send Screen All

ESC 7 sends all data on the screen from home through the cursor position. It also sends ESC) at the start of each protected field and ESC (at the end of each protected field. If the character at the cursor position is protected, the terminal sends an ESC (to the computer. This code also sends a line delimiter at the end of each line and the end-of-text character at the end of the send transmission.

4.13.5 Send Unprotected Message

ESC 8 sends all unprotected data bracketed by the start of text (STX) and end-of-text (ETX) codes displayed on a screen. After the data is sent, the terminal positions the cursor at the ETX code. If the screen contains an STX code, transmission begins from the home position. If the screen contains no ETX code, the terminal sends to the end of the screen and positions the cursor at home after the data is sent. If the screen contains neither an STX nor an ETX code, the entire screen will be sent. The code sends an FS code (FC Hex) as a field delimiter in place of protected fields. It also sends line delimiters at the end of each line and an end-of-text delimiter at the end of the send transmission.

4.14 SEND ENTIRE MESSAGE

ESC 9 is similar in effect to an ESC 8 except that protected fields delimited by start-protected field (ESC) and end-protected field (ENC)) are also transmitted.

4.14 TERMINATION CHARACTER SELECTOR

4.14.1 Page Terminator

At the completion of each send sequence, a CR is sent to the computer. This termination character may be changed to any ASCII code by entering:

ESC xNN

where NN = any two ASCII characters. For NN, two characters must be entered. Use a NULL (CTRL/0) or a filter code.

For example, to change the termination character to ETX, enter:

CTRL/C(ETX) — CTRL/Z (Null)

4.14.2 Line Terminator

At the end of each line, a US (FH) is transmitted. To change the line terminator character, enter:

ESC xNN

where NN = any two ASCII characters.

4.15 PRINT FUNCTION PROGRAMMING

The terminal's printer port may be set to pass data received from the computer through to the printer. If the printer can not accept any more data during a print operation, the printer may signal the terminal to stop sending data by sending a Printer Busy signal (P4 pin 20 low). This sends an X-off character (DC3) or passes the DTR signal to the computer (if the DTR switch is selected). The printer may then request more data by sending a Printer Ready signal (P4 pin 20 high). This sends an X-on character (DC1) or passes the DTR signal to the computer.

As discussed in Chapter 3, there are two methods of print commands available: transparent and extension.

The protocol described above functions in either transparent or extension mode.



Ports P3 and P4 must both be set for the same baud rate.

4.15.1 Transparent Print

ESC ` allows all subsequent data received by the terminal (including control and escape characters) to be passed through to the printer. No screen updating occurs while this mode is active.

To stop transparent printing and return to extension printing, enter

ESC @


To stop transparent printing but allow screen updating to continue, enter either

ESC a or ESC A


4.15.2 Extension (Copy) Print

ESC @ causes all subsequent data received by the terminal to be sent to the screen and passed to the printer.

ESC A turns off the extension mode. Screen updating continues normally.



a. Transparent Mode



b. Extension Mode

Figure 4-3 Print Modes

4.16 X-ON/X-OFF CONTROL

The terminal automatically transmits X-off to the computer (requesting it to stop sending data) when the 256-byte receive buffer is almost full (less than 16 characters).



This buffer is for data being sent to the terminal by the computer. It is not a buffer for data being sent to the printer.

When the data in the buffer has been sent to the screen, the terminal automatically transmits X-on to the computer, indicating that the computer may resume sending data to the terminal.

To turn this feature off (i.e., enable Data Terminal Ready control), enter

CTRL/N

To reenable this feature (i.e., disable Data Terminal Ready control), enter

CTRL/O

At power on, X-on/X-off is enabled.

4.17 DATA TERMINAL READY CONTROL

If you have disabled the X-on/X-off feature described above, the Data Terminal Ready feature is enabled (i.e., the DTR line is high). In that case, when the 256-byte receive buffer in the terminal has received 240 bytes from the computer, the DTR line will go low until the buffer is 20 percent empty again.

You can turn the DTR feature on or off by changing switch S2 dipswitch 10 on the rear of the terminal. (Up disconnects DTR; down connects it.)

4.18 CUSTOM EPROM APPLICATIONS

You can replace the 2532 EPROM (supplied with the terminal) with your own special 2532 EPROM or (if more space is needed) your own 2564 EPROM. The 2564 EPROM will provide an additional 4K EPROM, giving you a total of 8K EPROM space for special application programs.

4.19 BELL

You can cause a short loud bell to sound by entering

CTR/G

5. TROUBLESHOOTING AND SERVICE

5.1 CARE

Periodic cleaning and inspection will prolong the useful life of your terminal.

5.1.1 Cleaning

To clean the terminal exterior:

1. Vacuum the keyboard every three months with a soft brush attachment (or use a small soft brush).
2. Clean the housing with a soft, lint-free cloth and a commercial detergent every three months.



DO NOT use solvent-based or abrasive cleaners.

5.1.2 Inspection

Description	Frequency
1. Inspect the terminal cabinet for cracks or breaks.	1/Yr.
2. Check each key for free movement.	1/Yr.
3. Check the cable connector (at the rear of the terminal cabinet) for damage.	1/Yr.

5.2 TROUBLESHOOTING

Your computer terminal is just one of several components in the computer system. A failure anywhere else

in the system can cause the improper operation of the terminal. The computer system, memory systems, cables, modems, and operational procedures should be checked if there has been a malfunction. Table 5-1 will be helpful in determining the cause of a problem. If this table does not help locate the cause of the problem, run the self test or call a qualified service technician for assistance.

5.2.1 Testing the Terminal (Self Test)

You can test the terminal yourself to verify proper operation of the video display circuitry, the transmit and receive portion of the RS232C interface, and the control processor. The test will display all displayable characters, and all 16 video attributes—in both half and full duplex.

To start the test, enter

ESC V



Switch S1 dipswitch 9 must be UP or the self test will fail.

The display screen should now look like that in Figure 4-1. Look at the display carefully to verify that all characters appear, all video attributes appear correctly, and all half intensity characters are shown. Each character should be formed properly and you should not be able to see any extra dots (and no dots should be missing).

Check the switch settings on the terminal against those on the display (see Fig. 4-1). The display will show the dipswitches as a 1 (up) or a 0 (down).

To stop the test, press BREAK twice while holding down the SHIFT key (to reset the terminal).

If your display does not appear as pictured in Figure 4-1, call qualified service technician.

Table 5-1
Troubleshooting Terminal Problems

Symptoms	Possible Cause	Solution
Terminal dead (no beep; no cursor)	No AC power	Plug in power cord. Turn on power switch. Check 115/230 power switch setting.
Terminal dead; cursor may appear	Loose or defective line or power supply fuses	Turn terminal power off and change fuses.
Terminal will not go on line	System is not "up"	Check status of system.
	Loose, unconnected, or damaged cables	Attach all cables and check for cable damage.
		Check main port (P3) interface cable pins:

Table 5-1
Troubleshooting Terminal Problems

Symptom	Possible Cause	Solution
		<ul style="list-style-type: none"> • 5, 6, and 8 must be driven by +12 VDC or not connected at all for normal operation. • 1 and 7 must be grounded. • 3 must be connected to the host transmitter. • 2 must be connected to the host receiver.
	Modem not turned on, defective, or phone handset on modem upside down	Turn on modem. Attach different modem. Check phone handset position.
Cursor will not appear	Defective contrast pot Contrast set too light	Refer to technical representative for adjustment of contrast settings.
System does not respond while on line	Incorrect parity switch setting, word structure, stop bits	Set parity switch to match system.
Terminal is not responding to settings	Terminal not powered down after being reconfigured; software has not scanned new settings	Power down terminal and turn back on.
Terminal "locked up"	System is not responding; communication link broken	Set to half duplex and try to type. If terminal will type, check cables, modem, phone lines, and computer system. Set to full duplex and perform self test.
	Terminal incorrectly set for on line and full duplex	Set to half duplex.
Terminal locked up	Keyboard disabled from computer	Enter ESC ~
	Switches set incorrectly	Review Chapter 2 switch settings carefully and check all switch settings.
Terminal prints correct data only part of the time	Parity settings incorrect	Check parity settings with system requirements.
	Stop bits or word structure wrong	Change switch settings.
Display is wavy	Hertz setting incorrect; does not match local power frequency	Change switch setting.
Printer does not print what is typed	Correct print mode selected?	Refer to 3.4 and 4.15.
	Cable connector pins connected incorrectly	Refer to 2.4.
		Check printer port (P4) interface cable connector pins: <ul style="list-style-type: none"> • 20 must be driven by +12 VDC or

Table 5-1
Troubleshooting Terminal Problems

Symptom	Possible Cause	Solution
		not connected at all for normal operation • 3 must be connected to printer data input
		Check other printer port device requirements.
Escape and control codes to not function as specified	The escape and/or control codes being used are not correct	Check model number of terminal and code table for correct model of terminal being used.
		Makes sure upper and lower case codes are used. Is a numeral one required instead of lowercase "L"?
	Keyboard locked in SHIFT position (AUTO LOCK on)	Put in lower case. Connect P3-2 to P3-3 and try in full duplex. Disconnect computer system.
Terminal prints "garbage"	Improper baud rate setting	Set correct baud rate.
	Improper handshaking protocol	Check handshaking protocol requirements of system with terminal protocol.
	Defective modem	Replace modem.
	Noisy telephone lines	Check phone lines. Install dedicated phone lines.
Erroneous data sent to computer Scrambled output Terminal loses memory	Static electricity	<ol style="list-style-type: none"> 1. Check operating environment for static problems. 2. Install antistatic floor mat. 3. Spray carpeting with antistatic spray. 4. Increase humidity.
	AC outlet not wired properly	Check for proper wiring and grounding.
Terminal does not print what is typed while on line	Duplex switch incorrectly set	Set duplex switch to match host system.
Terminal only prints @ characters	Word length switch set incorrectly	Set word length switch to match computer system.
	Parity switch set incorrectly	Set parity switch to match computer system.
	Stop bits set incorrectly	Set stop bit switch to match computer system.

5.3 REPAIR

Operator repair is limited to changing the line fuse and the two internal power supply fuses.

5.3.1 Changing the Line Fuse

To change the line fuse, proceed as follows:



To avoid electrical shock, disconnect the terminal power cord before changing the line fuse.

1. Disconnect the terminal power cord from primary power.
2. Remove the fuse holder (see Figure 2-3) by unscrewing it counterclockwise.
3. Remove the blown fuse and replace it with a JAG, 1 amp "slow blow" 125 VAC or 0.5 amp, 250V fuse for 220 VAC applications instantaneous (fast blow) fuse.
4. Install the fuse in the reverse order of Steps 1 through 3.

5.3.2 Changing the Power Supply Fuses

The terminal power supply fuses are installed in fuse clips on the power supply assembly inside the terminal (see Figure 2-6). To replace either of these fuses, proceed as follows:



Hazardous voltages are exposed in the cabinet. Turn off the power switch and disconnect power *before* opening the terminal cabinet.

1. Disconnect the terminal power cord from primary power.
2. Turn the terminal upside down and set it on a soft surface to prevent marring the cabinet. Remove the two Phillips screws that hold the cabinet cover on the terminal.
3. Turn the terminal right side up and lift off the cabinet cover.



Make sure there is adequate table space for the open terminal. It is top heavy and could fall over.

4. Remove the blown fuse from its fuse clip (see Figure 2-6).
5. Replace the blown fuse with a 3AG, 3 amp, 125 VAC fuse.
6. Reinstall the terminal cover and secure it with the two screws. (Do not overtighten screws!)

5.4 TECHNICAL ASSISTANCE

The Service Department is open from 7:00 a.m. until 5:00 p.m., Pacific Standard Time, Monday through Friday (except holidays). Be specific when describing the problem and failure history. If the line is busy and your problem can wait, leave a message with the TeleVideo operator and your call will be returned at our first opportunity.

APPENDIX A SPECIFICATIONS

Monitor

Size: 12 inches measured diagonally
Phosphor: P31 green nonglare read-out

Displayed Character Set

128 displayable characters
(96 character ASCII upper/lower case alphabet with true descenders plus 32 control characters)
24 lines
80 characters per line
1920 characters per screen
Security (blank) fields
Reverse video
Underlined fields
Half intensity

Character Sets

English, French, German, Spanish

Character Font

7X8 dot matrix
8X10 resolution

Cursor Control

↑, ↓, ←, →, Home, Tab, Back Tab, Return, Line Feed, Backspace

Editing

Line insert/delete
Character insert/delete

Repeat

20-cps auto-repeat

Parity

Even, Odd, Send, Mark, Space or No Parity

Transmission

Conversation mode: Full or half duplex (keyboard selectable)
Block mode

Word Structure

7 or 8 data bits
10 or 11 bit word

Video Attributes

Blinking fields

Baud Rates

15 baud rates:

50, 75, 110, 135, 150, 300, 600, 1200, 1800, 2400,
3600, 4800, 7200, 9600, 19,200

Interfaces

Standard RS232C point-to-point (50 ft. max.)
20ma current loop (optional) (1000 ft. max.)
RS232C printer port (unidirectional)

Auxiliary Port

Printer RS232C, transparent, screen copy

Communication Protocol

X-ON/X-OFF, DTR

Dimensions

Height: 13 1/4" (33.66 cm)
Width: 16 5/8" (40.96 cm)
Depth: 20 1/16" (50.96 cm)

Ventilation Requirements

Minimum 4" (10.2 cm)

Weight

30 lbs. (13.95 kg)

Operating Environment

Ambient temperature range:
0°C to 50°C (32°F to 122°F)

Maximum relative humidity (noncondensing): 95%
(Nonoperating: no restrictions)

Power Requirements

115 VAC at 0.5 amp
230 VAC at 0.25 amp
50/60 Hz, 65W

APPENDIX B ASCII CODE CHART

b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀	0 ₀ 0	0 ₀ 1	0 ₁ 0	0 ₁ 1	1 ₀ 0	1 ₀ 1	1 ₁ 0	1 ₁ 1
1	1	1	1	1	1	1	1	0	1	2	3	4	5	6	7
0	0	0	0	0	0	0	0	NUL	DLE	SP	0	@	P	~	P
0	0	0	1	0	0	0	1	SOH	DC1	!	1	A	O	a	q
0	0	0	1	0	1	0	2	STX	DC2	"	2	B	R	b	r
0	0	0	1	1	0	0	3	ETX	DC3	#	3	C	S	c	s
0	0	0	1	1	0	0	4	EOT	DC4	\$	4	D	T	d	t
0	0	1	0	1	0	0	5	ENQ	NAK	%	5	E	U	e	u
0	0	1	0	1	0	0	6	ACK	SYN	&	6	F	V	f	v
0	0	1	1	1	0	0	7	BEL	ETB	*	7	G	W	g	w
1	0	0	0	0	0	0	8	BS	CAN	(8	H	X	h	x
1	0	0	0	0	1	0	9	HT	EM)	9	I	Y	i	y
1	0	0	0	1	0	0	10	LF	SUB	*	:	J	Z	j	z
1	0	0	1	1	1	1	11	VT	ESC	+	:	K	[k	(
1	1	0	0	1	2	12	FF	FS	-	<	L	\]	-	-
1	1	0	1	3	13	CR	GS	-	-	=	M		m))
1	1	1	0	14	14	SO	HOME	-	-	>	N	^	n	-	-
1	1	1	1	15	SI	NEWLINE	US	/	?	O	-	o	DEL	NULL	

GLOSSARY

ASCII

The acronym for American Standard Code for Information Interchange. This is a standardized code for the transmission of data within the United States. It is composed of 128 characters (upper and lower case letters, numerals, punctuation marks, symbols, and control characters) in a 7-bit binary format.

Asynchronous Communication

A method of communication where the time synchronization of the transmission of data between the sending and receiving stations is set by start and stop bits and the baud rate.

Baud

The rate of transmission of data. One baud equals one binary bit per second.

Bit

An abbreviation for binary digit. A bit is the smallest unit of data. ASCII codes are composed of seven bits.

BREAK

To break or interrupt communications. When the BREAK switch on the terminal is toggled, a 250-millisecond tone is sent to the computer to immediately halt communications.

Buffer

An electronic device within the terminal that allows for the temporary storage of incoming data should the trans-

mission rate of the incoming data be faster than the terminal's printing speed.

Bug

An error in a computer program or in the operation of the computer.

Byte

A coded group of binary bits which represents a character (letter, numeral, symbol, command, etc.).

Code

A method of representing data by groups of binary digits.

Command

A code that will cause the terminal or computer to perform an electronic or mechanical action.

Computer

An electronic system which, in accordance with its programming, will store the process information and perform high-speed mathematical or logical operations.

Control Codes

Special nonprinting codes which cause the terminal or computer to perform specific electronic or mechanical actions (such as setting tabs, etc.).

CPU

Central Processing Unit. The "brains" of a computer or computer terminal; that section where the logic and control functions are performed.

Default

Condition which exists from POWER ON or RESET if no instructions to the contrary are given to the terminal.

DEL

The ASCII DELETE code used in some instances to delete transmitted characters or to exit modes of operation.

Digit

One of the numerals in a number system.

Digital

Information in the form of individual parts—bits or digits.

EOT

An ASCII code that means "end of transmission" (EOT); used in the EOT/ACK handshaking protocol. The computer sends an EOT at the end of each transmission to the terminal. When the terminal is ready to receive more data, it transmits an acknowledge (ACK) back to the computer.

ESC

An ASCII code meaning "escape" which is used to control various electronic and mechanical functions of the terminal.

Full Duplex

In full duplex communication, the terminal can transmit and receive simultaneously. The transmitted data is not printed locally unless it is "echoed back" by the computer.

Half Duplex

In half duplex communication, the terminal transmits and receives data in separate, consecutive operations. Transmitted data is printed locally.

Handshaking

A communications protocol which is necessarily used when the transmitting speed of the computer is faster than the printing speed of the terminal. It consists of a set of commands, recognized by both stations, which control the flow of the data transmission from the computer.

Host

The computer system.

Interface

A communications channel which is typically used for external devices.

Main

The computer system.

Memory

That part of a computer system or terminal where information is stored.

Microprocessor

An electronic circuit on the surface of a small silicon chip which can be programmed to perform a wide variety of functions within the computer system or terminal.

Modem

An electronic device which converts (modulates) the serial communications between the computer and terminal into audible tones which can be transmitted over telephone lines. All received data is reconverted (demodulated) from the audible tones into serial information.

NUL

An ASCII code ("nothing") used as a fill character in some communications formats.

Parity

A method of checking for errors in data communications. An extra bit (either a "1" or "0"), called the parity bit, is added to the end of each ASCII character to make the final count of "1" bits in the character an even or odd number, according to a prearranged format. Some systems always use even parity, some always use odd parity, and some do not check for parity. Both terminal and system must be set for the same parity.

Protocol

All of the conventions which must be observed in order for the computer and terminal to communicate with each other.

Serial Communication

The standard method of ASCII character transmission where bits are sent, one at a time, in sequence. Each 7-bit ASCII character is preceded by a start bit (see Asynchronous Communication) and ended with a parity bit and stop bit.

Toggle

Activation or deactivation of function or mode key (either a receive key, command sequence, or manual keystroke.)

Wraparound

Movement of the cursor as it reaches the right edge of screen, disappears, and "wraps around" to the beginning of the next line.

X-ON/X-OFF

A handshaking protocol. When the terminal's buffer is nearly full, it transmits an X-OFF to the computer to stop transmission; when the buffer is almost empty, an X-ON is transmitted to the host to resume transmission.

INDEX

- Additional modifications 2.4.4.5
Addressing cursor 4.4.1

Bell 4.19
Block mode 3.4.3.1

Care 5.1
Character sets 2.4.4.1
Cleaning 5.1.1
Clear function 4.9
Composite video jumper options 2.4.4.3
Configuring terminal for computer and printer 2.4.4
Connecting terminal to computer/modem 2.4.2
Connecting terminal to printer 2.4.3
CONTROL commands Table 3-1
Conversation mode 3.4.3.2
Custom EPROM 4.18

Damage claims 2.2.2
Data Terminal Ready 4.17
Dimensions 2.3.2
Disabling/enabling keyboard 4.10

Edit modes 4.8
Editing 3.4.2
Enabling/disabling keyboard 4.10
Escape commands 4.8.3
Escape sequences Table 3-1
Extension print 3.4.4, 4.15

Field tabs 4.7.2.2
Full duplex mode 3.4.3.2
FUNCT key 4.3
Fuses, changing 5.3

Half duplex mode 3.4.3.2
Half intensity 4.5

Inspection 2.2
Installation 2.4
 checklist 2.5

Key functions 3.3.2
Keyboard
 controls 3.3
 enable/disable 4.10
 layout 3.3.1

Line fuse 5.3.1

Manual, how to use 1.2
Monitor mode 4.2

Overview, terminal 1.1

Parity settings 4.12
Physical requirements 2.3.2
Power
 configurations 2.4.1
 requirements 2.3.1
 select switch 2.4.1
Preventive maintenance 5.1
Print key 3.4.4
 programming 4.15
Printer interface connections 2.4.3
Protect mode 4.6

Reading cursor 4.4.2
Rear panel controls Figure 2-2
Repair 5.3
Reset 2.4.4
Reshipping 2.2.5
Return Material Authorization number front

Safety precautions 1.3
Screen attributes 4.5
Self test 5.2.1
Send function 4.13
Serial number Figure 2-3
Service, how to obtain front
Site preparation 2.3
Specifications Appendix A
Stop bits 4.12

Tab controls 3.4.1
 programming 4.7
Technical assistance 5.4
Terminal overview 1.1
Terminating character 4.14
Test, self 5.2.1
Transmission modes 3.4.3
Transparent print 3.4.4, 4.15
Troubleshooting 5.2
Turning on terminal 3.2
Typewriter tabs 4.7.2.1

Unpacking 2.2

Ventilation requirements 2.3.2
Visual attributes 4.5
 display 2.4.4.2

X-On/X-Off control 4.16

Warranty, extended front
 limited front
Word structure 4.12

OPERATOR'S QUICK REFERENCE GUIDE

Function	Command	Function	Command
CURSOR			
Home	CTRL/^	Blank (invisible normal)	ESCG1
New line	CTRL/_	Blink	ESCG2
Carriage return	CTRL/M	Blank (invisible blink)	ESCG3
Linefeed/cursor down	CTRL/J	Reverse video (black on green)	ESCG4
Cursor up	CTRL/K	Blank (invisible reverse)	ESCG5
Backspace/cursor left	CTRL/H		
Cursor right	CTRL/L		
Cursor off	ESC.0		
TAB			
Set column tab	ESC1	VIDEO continued	
Typewriter tab	CTRL/I	Reverse blink	ESCG6
Field tab	ESCi	Blank (invisible reverse blink)	ESCG7
Back tab	ESC1	Underline	ESCG8
Clear typewriter tab	ESC2	Blank (invisible underline)	ESCG9
Clear all tabs	ESC3	Underline blink	ESCG:
		Blank (invisible underline blink)	ESCG;
EDIT		Reverse blink underline	ESCG<
Local edit	ESCk	Blank (invisible reverse underline)	ESCG=
Duplex edit	ESC1	Reverse blink underline	ESCG>
Character insert	ESCQ	Blank (invisible reverse blink underline)	ESCG?
Character delete	ESCW	Half intensity (protected writing) on	ESC)
Line insert	ESC E	Half intensity (protected writing) off	ESC(
Line delete	ESCR	Protect on	ESC&
Erase line to spaces	ESC T	Protect off	ESC'
Erase line to nulls	ESC t	Cursor visible/invisible	ESC.
Erase screen to spaces	ESC Y	Blinking block cursor	ESC.1
Erase screen to nulls	ESC y	Steady block cursor	ESC.2
Clear screen to spaces	ESC +	Blinking underline	ESC.3
	CTRL/Z	Steady underline	ESC.4
Clear screen to nulls	ESC:		
Clear unprotected to nulls	ESC*		
Clear screen to half-intensity spaces	ESC:		
	ESC,		
PROGRAM			
Address cursor (row, column)	ESC =	MONITOR	
Read cursor (row, column)	ESC?	Monitor mode on (not transmitted)	CTRL/1
Enable keyboard	ESC"	Monitor mode off (not transmitted)	CTRL/2
Disable keyboard	ESC#	Monitor mode on (transmitted)	ESCU
Extension print on	ESC@	Monitor mode off (transmitted)	ESCu
Stop printing	ESCA		ESCX
Transparent print on	ESC`		
Transparent print off (update on)	ESCa		
Bell	CTRL/G		
VIDEO			
Normal video (green on black)	ESCG0	SELF TEST	
		Start self test	ESCV
		SEND	
		Send line unprotected	ESC4
		Send screen unprotected	ESC5
		Send line all	ESC6
		Send entire screen	ESC7
		Send unprotected message	ESCS
		Send entire message	ESC's
		Select screen terminator	ESCx4NN
		Select line terminator	ESCx1NN
		Data Terminal Ready on	CTRL/N
		Data Terminal Ready off	CTRL/O



**National
Semiconductor**

Voltage Regulators

LM78XX Series

LM78XX Series Voltage Regulators

General Description

The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications. One of these is local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow these regulators to be used in logic systems, instrumentation, HiFi, and other solid state electronic equipment. Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustable voltages and currents.

The LM78XX series is available in an aluminum TO-3 package which will allow over 1.0A load current if adequate heat sinking is provided. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.

Considerable effort was expended to make the LM78XX series of regulators easy to use and minimize the number

of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.

For output voltages other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2V to 57V.


Features

- Output current in excess of 1A
- Internal thermal overload protection
- No external components required
- Output transistor safe area protection
- Internal short circuit current limit
- Available in the aluminum TO-3 package


Voltage Range

LM7805C	5V
LM7812C	12V
LM7815C	15V

Schematic and Connection Diagrams




Metal Can Package
TO-3 (K)
Aluminum



Order Numbers:
LM7805CK
LM7812CK
LM7815CK
See Package KCO2A

Plastic Package
TO-32D (T)



Order Numbers:
LM7805CT
LM7812CT
LM7815CT
See Package TO33

LW78XX Series
Absolute Maximum Ratings

Input Voltage ($V_{IN} = 5V, 12V$ and $18V$)	35V
Internal Power Dissipation (Note 1)	Internally Limited
Operating Temperature Range (T_J)	-60°C to +70°C
Maximum Junction Temperature (K Package)	150°C
(T Package)	125°C
Storage Temperature Range	-60°C to +100°C
Lead Temperature (Soldering, 10 seconds)	
TO-3 Package	300°C
TO-220 Package	230°C

Electrical Characteristics LW78XX(X) (Note 2) 0°C ≤ T_J ≤ 125°C unless otherwise noted











OUTPUT VOLTAGE		5V	12V	18V		
INPUT VOLTAGE (unless otherwise noted)		10V	18V	25V	UNITS	
PARAMETER	CONDITION	MIN	Typ	MAX		
V_{IN} Output Voltage	$T_J = 25^\circ C, 0 \text{ mA} \leq I_O \leq 1A$	-5	0	52	mV	
	$I_O < 15\%, 5 \text{ mA} \leq I_O \leq 1A$	-7	0	52	mV	
	$V_{INH} < V_{IN} < V_{INL}$	(7 < V_{IN} < 20)	(14.5 < V_{IN} < 27)	(17.5 < V_{IN} < 32)	mV	
ΔV_{IN} Line Regulation	$T_J = 25^\circ C$	3	20	420	mV	
	$I_O = 100 \text{ mA}$	(7 < V_{IN} < 25)	(14.5 < V_{IN} < 25)	(17.5 < V_{IN} < 25)	mV	
	$0^\circ C \leq T_J \leq +125^\circ C$	50	120	150	mV	
ΔV_{IN} Load Regulation	ΔV_{IN}	10 < V_{IN} < 25	(15 < V_{IN} < 25)	(19.5 < V_{IN} < 25)	mV	
	$I_O = 1A$	50	120	150	mV	
	$0^\circ C \leq T_J \leq +125^\circ C$	75	160	175	mV	
ΔV_{IN} Load Regulation	ΔV_{IN}	10 < V_{IN} < 25	(15 < V_{IN} < 25)	(19.5 < V_{IN} < 25)	mV	
	$I_O = 1A$	75	160	175	mV	
	$0^\circ C \leq T_J \leq +125^\circ C$	100 < V_{IN} < 25	(100 < V_{IN} < 25)	(100 < V_{IN} < 25)	mV	
ΔV_{IN} Load Regulation	$T_J = 25^\circ C$	5 mA < $I_O \leq 1A$	10	120	12	mV
	$20 \text{ mA} \leq I_O \leq 100 \text{ mA}$	25	60	75	mV	
	$500 \text{ mA} \leq I_O \leq 1A, 0^\circ C \leq T_J \leq +125^\circ C$	50	120	150	mV	
I_O Quiescent Current	$I_O \leq 1A$	$T_J = 25^\circ C$	0.6	0.5	mA	
	$0^\circ C \leq T_J \leq +125^\circ C$	0.8	0.5	0.5	mA	
	$5 \text{ mA} \leq I_O \leq 1A$	0.5	0.5	0.5	mA	
ΔI_Q Quiescent Current Change	$T_J = 25^\circ C, I_O \leq 1A$	1.0	3.0	1.6	mA	
	$V_{INH} < V_{IN} < V_{INL}$	(7.5 < V_{IN} < 25)	(13.5 < V_{IN} < 27)	(16.5 < V_{IN} < 32)	V	
	$I_O = 500 \text{ mA}, 0^\circ C \leq T_J \leq +125^\circ C$	1.0	3.0	1.6	mA	
V_{IN} Output Noise Voltage	$V_{IN} = 25^\circ C, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	40	70	90	mV	
	$f = 100 \text{ Hz}$	$I_O \leq 1A, T_J = 25^\circ C$	52	70	52	dB
	$I_O = 500 \text{ mA}$	$0^\circ C \leq T_J \leq +125^\circ C$	52	70	52	dB
ΔV_{IN} Ripple Transfer Function	$V_{INH} < V_{IN} < V_{INL}$	(3 < V_{IN} < 10)	(15 < V_{IN} < 25)	(19.5 < V_{IN} < 25)	V	
	$I_O = 1A, T_J = 25^\circ C$	2.0	2.0	2.0	V	
	$I_O = 1 A, f = 100 \text{ Hz}$	6	10	10	mV	
R_O Output Resistance	$I_O = 1 \text{ mA}$	2.1	1.5	1.5	A	
	$I_O = 25 \text{ mA}$	7.4	5.4	5.4	A	
	$\text{Average } I_C \text{ of } V_{OUT}$ $0^\circ C \leq T_J \leq +125^\circ C, I_O = 5 \text{ mA}$	0.9	1.5	1.5	mV/A	
V_{IN} Input Voltage	$I_O = 25^\circ C, I_O \leq 1A$	7.0	14.6	17.7	V	
	Required to Maintain Line Regulation					

NOTE 1: Thermal resistance of the TO-3 package (K, Kt) is typically 4°C/W junction to case and 25°C/W case to ambient. Thermal resistance of the TO-220 package (Kt) is typically 4°C/W junction to case and 50°C/W case to ambient.

NOTE 2: All characteristics are measured with capacitor source the input of 0.22 μF, and a capacitor across the output of 0.1 μF. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_{tr} = 4 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

LMT78XX Series

Typical Performance Characteristics



DS1488



Transmission Line Drivers/Receivers

DS1488 Quad Line Driver



General Description

The DS1488 is a quad line driver which converts standard DTL/TTL input logic levels through one stage of inversion to output levels which meet EIA Standard No. RS 232C and CCITT Recommendation V. 24.

Features

- Current limited output ± 10 mA typ
- Power-off source impedance 300Ω min
- Simple slew rate control with external capacitor
- Flexible operating supply range
- Inputs are DTL/TTL compatible


Schematic and Connection Diagrams



16 pins
Order Number DS1488J or DS1488N
See TSS Package J14A or N14A

Typical Applications

RS232C Data Transmission



DS1488

Absolute Maximum Ratings (Note 1)

Supply Voltage	
V ⁺	+15V
V ⁻	-15V
Input Voltage (V _{IN})	-15V ≤ V _{IN} ≤ 7.0V
Output Voltage	+15V
Operating Temperature Range	0°C to +75°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

Electrical Characteristics (Notes 2, 3 and 4)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _H Logical "0" Input Current	V _{IN} = 0V		1.0	-1.3	mA
I _H Logical "1" Input Current	V _{IN} = +5.0V		0.005	10.0	μA
V _{OH} High Level Output Voltage	I _L = 3.0 kΩ, V ⁺ = 9.0V, V ⁻ = 9.0V V _{IN} = 0BV	6.0	7.0		V
	V ⁺ = 12.2V, V ⁻ = -12.2V	0.0	10.5		V
V _{OL} Low Level Output Voltage	I _L = 3.0 kΩ, V ⁺ = 9.0V, V ⁻ = -9.0V V _{IN} = 1.9V	-6.0	-6.0		V
	V ⁺ = 12.2V, V ⁻ = -13.2V	-10.5	-9.0		V
I _{OS} High Level Output Short-Circuit Current	V _{OUT} = 0V, V _{IN} = 0BV	-6.0	-10.0	-12.0	mA
I _{OS} Low Level Output Short-Circuit Current	V _{OUT} = 0V, V _{IN} = 1.9V	6.0	10.0	-12.0	mA
R _{OUT} Output Resistance	V ⁺ = V ⁻ = 0V, V _{OUT} = 2.2V	300			Ω
I _{CC} Positive Supply Current (Output Open)	V _{IN} = 1.9V	V ⁺ = 9.0V, V ⁻ = -9.0V V ⁺ = 12V, V ⁻ = -12V V ⁺ = 15V, V ⁻ = -15V	-15.0	20.0	mA
	V _{IN} = 0BV	V ⁺ = 0BV, V ⁻ = -9.0V V ⁺ = 12V, V ⁻ = -12V V ⁺ = 15V, V ⁻ = -15V	19.0	25.0	mA
	V _{IN} = 0.5V	V ⁺ = 9.0V, V ⁻ = -9.0V V ⁺ = 12V, V ⁻ = -12V V ⁺ = 15V, V ⁻ = -15V	4.5	6.0	mA
I _{CC} Negative Supply Current (Output Open)	V _{IN} = 1.9V	V ⁺ = 9.0V, V ⁻ = -9.0V V ⁺ = 12V, V ⁻ = -12V V ⁺ = 15V, V ⁻ = -15V	-25.0	-34.0	mA
	V _{IN} = 0.5V	V ⁺ = 9.0V, V ⁻ = -9.0V V ⁺ = 12V, V ⁻ = -12V V ⁺ = 15V, V ⁻ = -15V	-0.001	-0.015	mA
P _D Power Dissipation	V ⁺ = 9.0V, V ⁻ = -9.0V	-252	331	376	mW
	V ⁺ = 12V, V ⁻ = -12V	-444	576	624	mW

Switching Characteristics (V_{CC} = 9V, V_{EE} = -8V, T_A = 25°C)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PD1} Propagation Delay to a Logical "1"	R _L = 3.0 kΩ, C _L = 15 pF, T _A = 25°C	230	350	ns	
t _{PD0} Propagation Delay to a Logical "0"	R _L = 3.0 kΩ, C _L = 15 pF, T _A = 25°C	70	175	ns	
t _r Rise Time	R _L = 3.0 kΩ, C _L = 15 pF, T _A = 25°C	75	100	ns	
t _f Fall Time	R _L = 3.0 kΩ, C _L = 15 pF, T _A = 25°C	40	75	ns	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to +75°C temperature range for the DS1488.

Note 3: All currents into device pins shown as positive, out of device pins as negative; all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Applications

By connecting a capacitor to each driver output, the slew rate can be controlled utilizing the output current limiting characteristics of the DS1488. For a set slew rate the appropriate capacitor value may be calculated using the following relationship:


$$C = I_{SC} (\Delta V/\Delta T)$$

where C is the required capacitor, I_{SC} is the short circuit current value, and $\Delta V/\Delta T$ is the slew rate.


RS232C specifies that the output slew rate must not exceed 30V per microsecond. Using the worst case output short circuit current of 12 mA in the above equation, calculations result in a required capacitor of 400 pF connected to each output.

Typical Applications (continued)


DTL/TTL-to-NOT Gate



DTL/TTL-to-HTL Translator




DTL/TTL-to-ECL Translator



AC Load Circuit




Switching Time Waveforms



Typical Performance Characteristics

Output Voltage and Current Limiting Characteristics





Transmission Line Drivers/Receivers

DS1489/DS1489A

DS1489/DS1489A Quad Line Receiver



General Description

The DS1489/DS1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a single monolithic silicon chip. These devices satisfy the specifications of EIA standard No. RS232C. The DS1489/DS1489A meet and exceed the specifications of MC1489/MC1489A and are pin-for-pin replacements. The DS1489/DS1489A are available in 14-lead ceramic dual-in-line package.

Features



- Four totally separate receivers per package
- Programmable threshold
- Built-in input threshold hysteresis
- "Fail safe" operating mode
- Inputs withstand $\pm 30V$

Schematic and Connection Diagrams




Order Number: DS1489J, DS1489AJ,
DS1489M or DS1489AH
See MS Package J1AA or N1AA

AC Test Circuit and Voltage Waveforms




Typical Applications



*Optimized for noise filtering

RS232C Data Transmission



RS232 to TTL/DTL Translator

Absolute Maximum Ratings (Note 1)

The following apply for $T_A = 25^\circ\text{C}$ unless otherwise specified.

Power Supply Voltage	10V
Input Voltage Range	+30V
Output Load Current	20 mA
Power Dissipation (Note 2)	1W
Operating Temperature Range	0°C to +75°C
Storage Temperature Range	-65°C to +150°C

Electrical Characteristics (Notes 2, 3 and 4)

DS1489/DS1489A; The following apply for $V_{CC} = 5.0V \pm 1\%$, $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$ unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{TH} Input High Threshold Voltage	$T_A = 25^\circ\text{C}$, $V_{OUT} \leq 0.45\text{V}$, DS1489	1.0		1.5	V
	$T_A = 25^\circ\text{C}$, $V_{OUT} \leq 0.45\text{V}$, DS1489A	1.75		2.25	V
V_{TL} Input Low Threshold Voltage	$T_A = 25^\circ\text{C}$, $V_{OUT} \geq 2.5\text{V}$, $I_{OUT} = -0.5\text{mA}$	0.75		1.25	V
I_{IN} Input Current	$V_{IN} = +25\text{V}$	+3.6	+5.6	+8.3	mA
	$V_{IN} = -25\text{V}$	-3.6	-5.6	-8.3	mA
	$V_{IN} = +3\text{V}$	+0.43	+0.53	+0.63	mA
	$V_{IN} = -3\text{V}$	-0.43	-0.53	-0.63	mA
V_{OH} Output High Voltage	$V_{IN} = 0.75\text{V}$	2.6	3.8	5.0	V
	Input = Open	2.6	3.8	5.0	V
V_{OL} Output Low Voltage	$V_{IN} = 3.0\text{V}$, $I_{OUT} = 10\text{mA}$		0.33	0.45	V
I_{SC} Output Short Circuit Current	$V_{IN} = 0.75\text{V}$		3.0		mA
I_{CC} Supply Current	$V_{IN} = 5.0\text{V}$		14	26	mA
P_d Power Dissipation	$V_{IN} = 5.0\text{V}$		70	130	mW

Switching Characteristics ($V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_{pd1} Input to Output "High" Propagation Delay	$R_L = 3.9\text{k}\Omega$, (Figure 1) (ac Test Circuit)		20	25	ns
t_{pd2} Input to Output "Low" Propagation Delay	$R_L = 390\Omega$, (Figure 1) (ac Test Circuit)		20	50	ns
t_r Output Rise Time	$R_L = 3.9\text{k}\Omega$, (Figure 1) (ac Test Circuit)		110	175	ns
t_f Output Fall Time	$R_L = 390\Omega$, (Figure 1) (ac Test Circuit)	0	20	ns	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.







Note 2: Unless otherwise specified min/max limits apply across the 0°C to +75°C temperature range for the DS1489 and DS1489A.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: These specifications apply for response control pin = open.







54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

QUADRUPLE 2-INPUT POSITIVE-NAND GATES 00 <p>positive logic: $Y = AB$</p> <p>See page 6-3</p>	 <p>54S400 (I) 547400 (I, N) 54S401 (I) 547401 (I, N) 54S402 (I) 547402 (I, N) 54S403 (I, W) 547403 (I, N)</p>	 <p>54S400 (W) 547400 (W) 54S401 (T) 547401 (T)</p>
QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS 01 <p>positive logic: $Y = AB$</p> <p>See page 6-4</p>	 <p>54S401 (I) 547401 (I, N) 54S402 (I, W) 547402 (I, N)</p>	 <p>54S401 (T) 547401 (T)</p>
QUADRUPLE 2-INPUT POSITIVE-NOR GATES 02 <p>positive logic: $Y = A\bar{B}$</p> <p>See page 6-4</p>	 <p>54S400 (I) 547400 (I, N) 54S401 (I) 547401 (I, N) 54S402 (I, W) 547402 (I, N)</p>	 <p>54S402 (W) 547402 (W) 54S403 (T) 547403 (T)</p>

68/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS 03 <p>positive logic $Y = \bar{AB}$</p> <p>See page 6-6</p>	 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>25</td><td>21</td><td>17</td><td>13</td><td>19</td><td>15</td><td>11</td><td>7</td><td>1</td><td>2</td><td>10</td><td>16</td><td>22</td><td>24</td><td>26</td><td>28</td></tr> <tr><td>27</td><td>23</td><td>19</td><td>15</td><td>21</td><td>17</td><td>13</td><td>9</td><td>5</td><td>4</td><td>12</td><td>18</td><td>25</td><td>27</td><td>29</td><td>30</td></tr> <tr><td>32</td><td>31</td><td>29</td><td>27</td><td>25</td><td>23</td><td>21</td><td>19</td><td>17</td><td>15</td><td>13</td><td>11</td><td>7</td><td>5</td><td>3</td><td>1</td></tr> <tr><td>33</td><td>32</td><td>30</td><td>28</td><td>26</td><td>24</td><td>22</td><td>20</td><td>18</td><td>16</td><td>14</td><td>12</td><td>8</td><td>6</td><td>4</td><td>2</td></tr> </table> <p>See page 6-6</p>	25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28	27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30	32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1	33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																
25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28																																																																																																																		
27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30																																																																																																																		
32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1																																																																																																																		
33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																																																																		
HEX INVERTERS 04 <p>positive logic $Y = \bar{A}$</p> <p>See page 6-2</p>	 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>25</td><td>21</td><td>17</td><td>13</td><td>19</td><td>15</td><td>11</td><td>7</td><td>1</td><td>2</td><td>10</td><td>16</td><td>22</td><td>24</td><td>26</td><td>28</td></tr> <tr><td>27</td><td>23</td><td>19</td><td>15</td><td>21</td><td>17</td><td>13</td><td>9</td><td>5</td><td>4</td><td>12</td><td>18</td><td>25</td><td>27</td><td>29</td><td>30</td></tr> <tr><td>32</td><td>31</td><td>29</td><td>27</td><td>25</td><td>23</td><td>21</td><td>19</td><td>17</td><td>15</td><td>13</td><td>11</td><td>7</td><td>5</td><td>3</td><td>1</td></tr> <tr><td>33</td><td>32</td><td>30</td><td>28</td><td>26</td><td>24</td><td>22</td><td>20</td><td>18</td><td>16</td><td>14</td><td>12</td><td>8</td><td>6</td><td>4</td><td>2</td></tr> </table>  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>25</td><td>21</td><td>17</td><td>13</td><td>19</td><td>15</td><td>11</td><td>7</td><td>1</td><td>2</td><td>10</td><td>16</td><td>22</td><td>24</td><td>26</td><td>28</td></tr> <tr><td>27</td><td>23</td><td>19</td><td>15</td><td>21</td><td>17</td><td>13</td><td>9</td><td>5</td><td>4</td><td>12</td><td>18</td><td>25</td><td>27</td><td>29</td><td>30</td></tr> <tr><td>32</td><td>31</td><td>29</td><td>27</td><td>25</td><td>23</td><td>21</td><td>19</td><td>17</td><td>15</td><td>13</td><td>11</td><td>7</td><td>5</td><td>3</td><td>1</td></tr> <tr><td>33</td><td>32</td><td>30</td><td>28</td><td>26</td><td>24</td><td>22</td><td>20</td><td>18</td><td>16</td><td>14</td><td>12</td><td>8</td><td>6</td><td>4</td><td>2</td></tr> </table> <p>See page 6-2</p>	25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28	27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30	32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1	33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2	25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28	27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30	32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1	33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2
25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28																																																																																																																		
27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30																																																																																																																		
32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1																																																																																																																		
33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																																																																		
25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28																																																																																																																		
27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30																																																																																																																		
32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1																																																																																																																		
33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																																																																		
HEX INVERTERS 05 <p>positive logic $Y = \bar{A}$</p> <p>See page 6-4</p>	 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>25</td><td>21</td><td>17</td><td>13</td><td>19</td><td>15</td><td>11</td><td>7</td><td>1</td><td>2</td><td>10</td><td>16</td><td>22</td><td>24</td><td>26</td><td>28</td></tr> <tr><td>27</td><td>23</td><td>19</td><td>15</td><td>21</td><td>17</td><td>13</td><td>9</td><td>5</td><td>4</td><td>12</td><td>18</td><td>25</td><td>27</td><td>29</td><td>30</td></tr> <tr><td>32</td><td>31</td><td>29</td><td>27</td><td>25</td><td>23</td><td>21</td><td>19</td><td>17</td><td>15</td><td>13</td><td>11</td><td>7</td><td>5</td><td>3</td><td>1</td></tr> <tr><td>33</td><td>32</td><td>30</td><td>28</td><td>26</td><td>24</td><td>22</td><td>20</td><td>18</td><td>16</td><td>14</td><td>12</td><td>8</td><td>6</td><td>4</td><td>2</td></tr> </table>  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>25</td><td>21</td><td>17</td><td>13</td><td>19</td><td>15</td><td>11</td><td>7</td><td>1</td><td>2</td><td>10</td><td>16</td><td>22</td><td>24</td><td>26</td><td>28</td></tr> <tr><td>27</td><td>23</td><td>19</td><td>15</td><td>21</td><td>17</td><td>13</td><td>9</td><td>5</td><td>4</td><td>12</td><td>18</td><td>25</td><td>27</td><td>29</td><td>30</td></tr> <tr><td>32</td><td>31</td><td>29</td><td>27</td><td>25</td><td>23</td><td>21</td><td>19</td><td>17</td><td>15</td><td>13</td><td>11</td><td>7</td><td>5</td><td>3</td><td>1</td></tr> <tr><td>33</td><td>32</td><td>30</td><td>28</td><td>26</td><td>24</td><td>22</td><td>20</td><td>18</td><td>16</td><td>14</td><td>12</td><td>8</td><td>6</td><td>4</td><td>2</td></tr> </table> <p>See page 6-4</p>	25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28	27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30	32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1	33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2	25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28	27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30	32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1	33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2
25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28																																																																																																																		
27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30																																																																																																																		
32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1																																																																																																																		
33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																																																																		
25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28																																																																																																																		
27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30																																																																																																																		
32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1																																																																																																																		
33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																																																																		
HEX INVERTER/INVERTER/INVERTER WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS 06 <p>positive logic $Y = \bar{A}$</p> <p>See page 6-2</p>	 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>25</td><td>21</td><td>17</td><td>13</td><td>19</td><td>15</td><td>11</td><td>7</td><td>1</td><td>2</td><td>10</td><td>16</td><td>22</td><td>24</td><td>26</td><td>28</td></tr> <tr><td>27</td><td>23</td><td>19</td><td>15</td><td>21</td><td>17</td><td>13</td><td>9</td><td>5</td><td>4</td><td>12</td><td>18</td><td>25</td><td>27</td><td>29</td><td>30</td></tr> <tr><td>32</td><td>31</td><td>29</td><td>27</td><td>25</td><td>23</td><td>21</td><td>19</td><td>17</td><td>15</td><td>13</td><td>11</td><td>7</td><td>5</td><td>3</td><td>1</td></tr> <tr><td>33</td><td>32</td><td>30</td><td>28</td><td>26</td><td>24</td><td>22</td><td>20</td><td>18</td><td>16</td><td>14</td><td>12</td><td>8</td><td>6</td><td>4</td><td>2</td></tr> </table> <p>See page 6-2</p>	25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28	27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30	32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1	33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																
25	21	17	13	19	15	11	7	1	2	10	16	22	24	26	28																																																																																																																		
27	23	19	15	21	17	13	9	5	4	12	18	25	27	29	30																																																																																																																		
32	31	29	27	25	23	21	19	17	15	13	11	7	5	3	1																																																																																																																		
33	32	30	28	26	24	22	20	18	16	14	12	8	6	4	2																																																																																																																		

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5010 • DALLAS, TEXAS 75222

POSITIVE-GANDE GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS



recommended operating conditions

	SI FAMILY TA FAMILY	SERIES 54 SERIES 74		SERIES 54H SERIES 74H		SERIES 54L SERIES 74L		SERIES 54S SERIES 74S		SERIES 54B SERIES 74B		UNIT
		MIN	NOM MAX	MIN	NOM MAX	MIN	NOM MAX	MIN	NOM MAX	MIN	NOM MAX	
Supply voltage, V _{CC}	54 Family	4.5	5	5.5	4.8	5	5.5	4.8	5	5.5	5	5.5
	74 Family	4.75	5	5.25	4.75	5	5.75	4.75	5	5.75	4.75	5.25
High-level output current, I _{OH}	54 Family	-400	-	-540	-	-100	-	-400	-	-1000	-	mA
	74 Family	-400	-	-500	-	-200	-	-400	-	-1000	-	mA
Low-level output current, I _{OL}	54 Family	-16	-	-20	-	-2	-	-4	-	-20	-	mA
	74 Family	-16	-	-20	-	-2.8	-	-8	-	-20	-	mA
Operating free air temperature, T _A	54 Family	-55	-125	-15	-125	-35	-125	-55	-125	-55	-125	°C
	74 Family	0	70	0	70	0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS ¹	SERIES 54		SERIES 54H		SERIES 54L		SERIES 54S		SERIES 54B		UNIT	
			MIN	TYPE MAX	MIN	TYPE MAX	MIN	TYPE MAX	MIN	TYPE MAX	MIN	TYPE MAX		
V _H High level input voltage	1, 2		2		3		2		2		2		V	
V _I Low-level input voltage	1, 2	54 Family	0.6		0.8		0.7		0.7		0.8		V	
		74 Family	0.5		0.8		0.7		0.8		0.8		mA	
V _{IL} Input clamping voltage	3	V _{CC} = MIN, I _{IL} = 1	-15		-18		-15		-15		-12		V	
V _{OH} High-level output voltage	1	V _{CC} = MIN, V _{IL} = V _{IL} max, I _{OH} = MAX	24	34	24	35	24	33	25	34	25	34	V	
		74 Family	24	74	24	38	24	32	27	34	27	34	mA	
V _{OL} Low-level output voltage	2	V _{CC} = MIN, I _{OL} = MAX, V _{IL} = 2 V	54 Family	0.2	0.8	0.2	0.4	0.15	0.3	0.25	0.4	0.25	0.5	
		74 Family	0.2	0.4	0.2	0.4	0.2	0.4	0.25	0.5	0.25	0.5	mA	
I _I Input current at maximum input voltage	4	V _{CC} = MAX	V _I = 5.5 V		1		0.1				1		mA	
			V _I = 7 V							0.1			mA	
I _{II} High-level input current	4	V _{CC} = MAX	V _{II} = 2.4 V		40		50		10			20	mA	
			V _{II} = 2.7 V									50	mA	
I _{IL} Low-level input current	5	V _{CC} = MAX	V _{IL} = 0.3 V					-0.18				-0.4	mA	
			V _{IL} = 0.4 V		-1.6		-2					-2	mA	
I _{OS} Short-circuit ²	6	V _{CC} = MAX	54 Family	-20	-65	-40	-100	-3	-18	-20	-100	-40	-100	mA
		74 Family	-18	-55	-40	-100	-3	-15	-20	-100	-40	-100	mA	
I _{CC} Supply current	7	V _{CC} = MAX	See table on next page											

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³-12 mA for BNE4/7N74, -18 mA for BNE4L/7N74LH, and -18 mA for BNE4L/7N74S; and -18 mA for BNE4L/7N74B, and BNE4L/7N74BS.

⁴Not more than one output should be shorted at a time, and for BNE4L/7N74H, BNE4L/7N74LS, and BNE4L/7N74B, duration of short circuit should not exceed 1 second.

POSITIVE-HAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

switching characteristics at $V_{CC} = 8\text{ V}$, $T_A = 25^\circ\text{C}$

TEST	TEST CONDITIONS*	HIGH-LEVEL		LOW-LEVEL			
		TYPE	MAX	TYPE	MAX		
'00		4	8	12	23	2	
'04		6	12	18	23	8	
'10		8	6	9	18.5	2	
'20		2	4	6	11	2	
'30		1	2	3	6	2	
'100		10	16.8	25	40	4.8	
'104		12	1.5	15	19	4.8	
'110		7.5	12.5	19.5	30	4.5	
'120		8	8.4	13	20	4.0	
'130		2.5	4.2	8.5	10	4.5	
'100		0.45	0.8	1.10	2.01	0.33	
'104		0.65	1.2	1.74	2.00	0.20	
'110		0.33	0.6	0.87	1.03	0.23	
'120		0.22	0.4	0.53	1.03	0.20	
'130		0.11	0.33	0.79	0.61	0.20	
SN54L120		0.11	0.3	0.23	0.51	0.20	
SN74L120		0.11	0.3	0.23	0.51	0.20	
'1500		0.5	1.2	2.4	4.4	0.4	
'1504		1.2	2.4	3.5	6.6	0.4	
'1510		0.6	1.2	1.9	3.3	0.4	
'1520		0.4	0.8	1.2	2.2	0.4	
'1530		0.3	0.5	0.6	1.1	0.48	
'1530		1.2	1.8	2.5	3.5	2.18	
'1532		1.8	2.4	3.5	5.4	3.75	
'1510		0.8	1.2	1.6	2.1	3.15	
'1520		0.5	0.8	1.0	1.8	3.15	
'1530		0.3	0	0.5	1.0	4.16	
'1532		0	0	0.6	1.0	4.75	


*Load circuits and voltage waveforms are shown on pages 3-10 and 3-11.

supply currents


TYPE	I _{CC} (mA)		I _{CC} (mA)		I _{CC} (mA)	
	Total I _{CC} with output high	Total I _{CC} with output low	Total I _{CC} with outputs high	Total I _{CC} with outputs low	Average per gate	(50% duty cycle)
'00	4	8	12	23	2	
'04	6	12	18	23	8	
'10	8	6	9	18.5	2	
'20	2	4	6	11	2	
'30	1	2	3	6	2	
'100	10	16.8	25	40	4.8	
'104	12	1.5	15	19	4.8	
'110	7.5	12.5	19.5	30	4.5	
'120	8	8.4	13	20	4.0	
'130	2.5	4.2	8.5	10	4.5	
'100	0.45	0.8	1.10	2.01	0.33	
'104	0.65	1.2	1.74	2.00	0.20	
'110	0.33	0.6	0.87	1.03	0.23	
'120	0.22	0.4	0.53	1.03	0.20	
'130	0.11	0.33	0.79	0.61	0.20	
SN54L120	0.11	0.3	0.23	0.51	0.20	
SN74L120	0.11	0.3	0.23	0.51	0.20	
'1500	0.5	1.2	2.4	4.4	0.4	
'1504	1.2	2.4	3.5	6.6	0.4	
'1510	0.6	1.2	1.9	3.3	0.4	
'1520	0.4	0.8	1.2	2.2	0.4	
'1530	0.3	0.5	0.6	1.1	0.48	
'1530	1.2	1.8	2.5	3.5	2.18	
'1532	1.8	2.4	3.5	5.4	3.75	
'1510	0.8	1.2	1.6	2.1	3.15	
'1520	0.5	0.8	1.0	1.8	3.15	
'1530	0.3	0	0.5	1.0	4.16	
'1532	0	0	0.6	1.0	4.75	

*Maximum values of I_{CC} are over the recommended operating range of V_{CC} and T_A; typical values are at V_{CC} = 8 V, T_A = 25°C.

schematics (each gate)




'00, '04, '10, '20, '30
Input clamp diodes not on
SN54L120/SN74L120 circuits




'100, '104, '110, '120, '130 CIRCUITS

Resistor values shown are nominal and in ohms.



'1500, '1504, '1510, '1520,
'1530 CIRCUITS

*The 12.4 resistor is not on '1530.



'00, '04, '08, '120,
'130, '1533 CIRCUITS

POSITIVE-NOR GATES WITH TOTEN-POLE OUTPUTS

recommended operating conditions

	BF FAMILY 74 FAMILY	SERIES 94 SERIES 74				SERIES 94L SERIES 74L				SERIES 94S SERIES 74S				UNIT	
		'02		'25, '27		'L02		'L902, 'L927		'S02, 'S260		'S02, 'S260			
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, VCC	74 Family	4.5	6	5.5	4.5	5	5.5	4.5	6	5.5	4.5	5	5.5	V	
	74 Family	4.5	6	5.5	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25		
High-level output current, I _{OH}	74 Family	-400			-850			-100			-400			-1000	
	74 Family	-400			-850			-200			-400			-1000	
Low-level output current, I _{OL}	74 Family	10	16	16	2	2	2	4	4	4	10	10	10	mA	
	74 Family	10	16	16	2	2	2	4	4	4	10	10	10	mA	
Operating free air temperature, TA	54 Family	.55	.75	.55	.65	.75	.55	.55	.75	.55	.75	.55	.75	°C	
	74 Family	0	.70	0	.70	0	.70	0	.70	0	.70	0	.70		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER ^a	TEST FIGURE	TEST CONDITIONS ^b		SERIES 94 SERIES 74		SERIES 94L SERIES 74L		SERIES 94S SERIES 74S		SERIES 94S SERIES 74S		UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		2		2	2	2	2	2	2	2	2	2	V
V _H High-level input voltage	1, 2			54 Family	0.8		0.7	0.7	0.7	0.8		0.8	V
V _L Low-level input voltage	1, 2			74 Family	0.8		0.7	0.7	0.8	0.8		0.8	V
V _{IH} Input clamp voltage	3	V _{CC} + MIN, I _{IH} = 0		54 Family	-15		-15	-15	-15	-12		-12	V
V _{OL} High-level output voltage	1	V _{CC} + MIN, V _{IL} = V _{IL} max, I _{OH} = MAX		54 Family	2.4	3.4	2.4	3.3	2.5	3.4	2.6	3.4	V
V _{OL} Low-level output voltage	2	V _{CC} + MIN, I _{OL} = MAX V _{IH} = 2 V		54 Family	0.2	0.4	0.15	0.3	0.25	0.4	0.3	0.5	V
I _I Input current at maximum input voltage	4	V _{CC} = MAX		74 Family	0.2	0.4	0.2	0.4	0.35	0.5	0.3	0.5	V
I _{IL} High-level input current	4	Data Input Strobe of '25		54 Family	40		10		0.1		1		mA
I _{IL} All inputs	4	V _{CC} = MAX		74 Family	160				20		80		mA
I _{IL} Low-level input current	5	Data Input Strobe of '25		54 Family	V _{IH} = 0.3 V		-0.18		-0.4				mA
I _{IL} All inputs	5	V _{CC} = MAX		74 Family	V _{IH} = 0.4 V	-16		-16	-0.4				mA
I _{IL} Short circuit output current ^c	6	V _{CC} = MAX		54 Family	V _{IH} = 0.5 V	-64		-64		-2			mA
I _{IC} Supply current	7	V _{CC} = MAX		74 Family									mA


^aFor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^bAll typical values are at V_{CC} = 5 V, T_A = 25°C.


^cI_{IL} = -12 mA for SN74LS1G74 and -16 mA for SN74LS1G74 and SN74LS1G74S.

^dNot more than one output should be shorted at a time, and for output short circuit should not exceed one per end.

POSITIVE-NOR GATES WITH TOTEM-POLE OUTPUTS




'28 CIRCUITS




'22 CIRCUITS

Resistor values are nominal and in ohms.



'22, '27 CIRCUITS

Schematics (each gate)



The portion of the schematic within the dashed lines is repeated for the C input of the '27.


'02, '27 CIRCUITS

SWITCHING CHARACTERISTICS


AT $V_{CC} = 8\text{ V}$, $T_A = 25^\circ\text{C}$

TYPE	TEST CONDITIONS*		t_{PLH} (ns)		t_{PHL} (ns)			
			MIN	TYP	MAX	MIN	TYP	MAX
'02			12	16	20	8	15	25
'25	$C_L = 15\text{ pF}$, $R_L = 400\text{ }\Omega$		13	22	35	8	16	25
'27			10	15	20	7	11	15
'L02	$C_L = 60\text{ pF}$, $R_L = 4\text{ k}\Omega$		31	69	100	35	60	100
'LS02, 'LS27	$C_L = 15\text{ pF}$, $R_L = 2\text{ k}\Omega$		10	15	20	10	15	20
'S02	$C_L = 15\text{ pF}$, $R_L = 200\text{ }\Omega$		3.5	6.6	10	3.5	5.5	10
'S260	$C_L = 50\text{ pF}$, $R_L = 200\text{ }\Omega$		5	8	12	8	12	20
	$C_L = 15\text{ pF}$, $R_L = 280\text{ }\Omega$		4	8.5	14	4	8	14

*Load circuit and voltage waveforms are shown on pages 3-10 and 3-11.



'L02 CIRCUITS







'L02, 'LS27 CIRCUITS

TYPE	I_{CH} (mA)		I_{CL} (mA)		I_{CC} (mA) Average per gate (50% duty cycle)
	TYP	MIN	TYP	MAX	
'02	8	6	14	27	2.75
'25	8	6	10	19	2.25
'27	10	10	16	20	4.34
'L02	0.8	1.0	1.4	2.6	0.275
'LS02	1.0	3.2	2.8	6.4	0.55
'LS27	2.0	4	3.4	8.8	0.0
'S02	17	29	26	45	5.39
'S260	17	29	23	45	10.76

Maximum values of I_{CC} are over the recommended operating ranges of V_{CC} and T_A . Typical values are at $V_{CC} = 8\text{ V}$, $T_A = 25^\circ\text{C}$.

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

07 <small>HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS</small> <small>positive logic: Y = A</small> <small>See page 6-24</small>	 EN5407 (J, W) EN7407 (J, H)
08 <small>QUADRUPLE 2-INPUT POSITIVE-NAND GATES</small> <small>positive logic: Y = AB</small> <small>See page 6-19</small>	 EN5408 (J, W) EN7408 (J, H) EN54LS08 (J, W) EN74LS08 (J, H) EN54S08 (J, W) EN74S08 (J, H)
09 <small>QUADRUPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS</small> <small>positive logic: Y = ABC</small> <small>See page 6-19</small>	 EN5409 (J, W) EN7409 (J, H) EN54LS09 (J, W) EN74LS09 (J, H) EN54S09 (J, W) EN74S09 (J, H)
10 <small>TRIPLE 3-INPUT POSITIVE-NAND GATES</small> <small>positive logic: Y = ABC</small> <small>See page 6-22</small>	 EN5410 (J) EN7410 (J, H) EN54H10 (J) EN74H10 (J, H) EN54L10 (J) EN74L10 (J, H) EN54LS10 (J, W) EN74LS10 (J, H) EN54S10 (J, W) EN74S10 (J, H)

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

POSITIVE-AND GATES WITH TOTEM-POLE OUTPUTS

E-18

recommended operating conditions

	54 FAMILY 74 FAMILY	SERIES 54 SERIES 74	SERIES 54H SERIES 74H	SERIES 54LS SERIES 74LS	SERIES 54S SERIES 74S	UNIT
		OR, 'H11, 'H21	'L01, 'L21	'L00, 'L21	'S01, 'S11	
		MIN NOM MAX	MIN NOM MAX	MIN NOM MAX	MIN NOM MAX	
Supply Voltage, V _{CC}	54 Family 74 Family	4.5 4.75	5.55 5.75	4.5 4.75	5.55 5.75	V
High-level output current, I _{OH}		-1.03	-1.50	-4.00	-10.00	mA
Low-level output current, I _{OL}	54 Family 74 Family	10 10	20 20	4 8	20 20	mA
Operating free air temperature, T _A	54 Family 74 Family	-55 0	125 70	-55 0	125 70	C

electrical characteristics over recommended operating free air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS ¹	SERIES 54	SERIES 54H	SERIES 54LS	SERIES 54S	UNIT	
			'V _H	'V _{H11, 'H21}	'L00, 'L21	'S01, 'S11		
			MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX		
V _H High-level input voltage	1, 2		2	2	2	2	V	
V _L Low-level input voltage	1, 2		0.9 0.9	0.9 0.9	0.7 0.8	0.3 0.4	V	
V _{IK} Input clamp voltage	3	V _{CC} = MIN, I _O = 1	-1.5	-1.5	-1.5	-1.2	V	
V _{OH} High-level output voltage	1	V _{CC} = MIN, V _H = 2 V, I _{OH} = MAX	54 Family 24	34	24 34	25 34	V	
V _{OL} Low-level output voltage	2	V _{CC} = MIN, I _{OL} = MAX	54 Family 24 Family	0.2 0.4	0.16 0.3	0.25 0.4	V	
I _H Input current at maximum input voltage	4	V _{CC} = MAX V _H = 7 V	54 Family 24 Family	0.1	0.1	0.1	mA	
I _H High-level input current	4	V _{CC} = MAX	V _H = 2.4 V V _H = 2.7 V	20	20	20	mA	
I _{IL} Low-level input current	5	V _{CC} = MAX	V _H = 0.4 V V _H = 0.5 V	-1.6	-2	-0.4	mA	
I _{OS} Short circuit output current ²	6	V _{CC} = MAX	54 Family 74 Family	-70 -10	-55 -40	-100 -20	-100 -40	mA
I _{CC} Supply current	7	V _{CC} = MAX				See table on next page	mA	

¹For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

²All typical values are at V_{CC} = 28°C.

I_{IL} = -12 mA for BNS41/BS1174; -8 mA for BNS41H/BS1174H; and -10 mA for BNS41L/BS1174L and BNS41SH/BS1174SH.

³Not more than one output should be shorted at a time, and for SN54H7/BS1174H, SN54LS7/BS1174LS and SN54SH7/BS1174SH,

POSITIVE-AND GATES WITH TOTEM-POLE OUTPUTS

Characteristics (cont'd)


TYPE	I_{DSS} (mA)		I_{CCL} (mA)		I_{CC} (mA)		Average per gate (from both sides)
	MIN	MAX	MIN	MAX	MIN	MAX	
101	11	21	20	23	3.00	3.00	
1111	18	30	30	40	6	6	
11111	12	20	20	72	6	6	
111111	2.4	4.8	4.4	9.0	0.05	0.05	
1111111	1.0	3.0	1.3	6	0.05	0.05	
11111111	1.2	2.4	2.2	4	0.05	0.05	
501	19	31	32	57	6.25	6.25	
5111	13.5	24	24	42	6.75	6.75	

Forward voltage drops of I_{CCL} are measured from the output voltage, V_{OC} , to ground at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, and V_{DD} current specified at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

Switching characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

TYPE	TEST CONDITIONS*	TYPICAL		TYPICAL		TYPICAL
		PROPAGATION DELAY TIME, LOW TO HIGH LEVEL OUTPUT	HIGH TO LOW LEVEL OUTPUT	PROPAGATION DELAY TIME, HIGH TO LOW LEVEL OUTPUT	LOW TO HIGH LEVEL OUTPUT	
101	$I_L = 16.5\text{ mA}$, $I_H = 20.0\text{ mA}$	17.5	21	17.5	21	10
1111, 11111	$I_L = 35\text{ mA}$, $I_H = 200\text{ mA}$	7.0	12	8.0	12	10
111111, 1111111	$I_L = 16.5\text{ mA}$, $I_H = 24.0\text{ mA}$	8	16	10	20	10
11111111	$I_L = 16.5\text{ mA}$, $I_H = 29.0\text{ mA}$	4.5	7	6	15	7.5
501	$I_L = 60\text{ mA}$, $I_H = 200\text{ mA}$	0	—	—	—	—

* Load circuit and voltage waveforms are shown on pages 2-10 and 2-11.



101, 1111 CIRCUITS

1111, 11111 CIRCUITS

11111, 111111 CIRCUITS

111111, 1111111 CIRCUITS

1111111, 11111111 CIRCUITS

**SERIES 5474
BUFFER AND INTERFACE GATES WITH OPEN-COLLECTOR OUTPUTS**

6-24

recommended operating conditions

	54 FAMILY 74 FAMILY	SERIES 54 ^a SERIES 74 ^a												UNIT	
		'06, '07			'10, '17			'28			'33, '38				
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX		
Bursty voltage, V _{CC}	54 Family 74 Family	4.5	6	6.5	4.5	6	6.5	4.5	6	6.5	4.5	6	6.5	V	
High level output voltage, V _{OH}		30			15			15			6.5			V	
Low level output current, I _{OL}	54 Family 74 Family	30			30			10			40			mA	
Operating free-air temperature, T _A	54 Family 74 Family	-55	125	-55	125	-55	125	-55	125	125	-55	125	125	°C	
		0	70	0	10	0	10	0	10	0	70	0	70		

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER ^b	TEST PATTERN	TEST CONDITIONS ^c	SERIES 54 ^d SERIES 74 ^d				UNIT	
			'06, '07		'10, '17			
			MIN	Typ	MAX	MIN	Typ	
V _H High level input voltage	1, 2		0		0	4	2	V
V _L Low level input voltage	1, 2		0.9		0.9	0.5	0.5	V
V _{IK} Input clamping voltage	3	V _{CC} = MIN, I _O = 17 mA	-1.5		-1.5	-1.5	-1.5	V
I _{OH} High level output current	1	V _{CC} = MIN, V _{OL} = 12 V	253		255	1600	240	μA
I _{OL} Low level output current	1	V _{CC} = MIN, V _{IL} = 13 mA	0.5		0.4	0.4	0.4	mA
V _{OL} Output voltage	2	V _{CC} = MAX, V _{IL} = MAX	0.7		0.7	0.4	0.4	V
I _{II} Input current at maximum input voltage	4	V _{CC} = MAX, V _I = 6.5 V	1		1	1	1	mA
I _{III} High level input current	4	V _{CC} = MAX, V _{IL} = 3.4 V	60		65	40	40	μA
I _{IV} Low level input current	5	V _{CC} = MAX, V _{IL} = 0.4 V	-1.0		-1.6	-1.0	-1.0	mA
I _{IC} Supply current	7	V _{CC} = MAX				0.14 to 0.16 μA/pin		mA

^aFor conditions shown as MIN or MAX, use the corresponding value specified under recommended operating conditions.

^bThe input voltage is V_{IH} = 2 V or V_{IL} = 0 V, or as specified, see tables with test figures 1 and 2.

BUFFER AND INTERFACE GATES WITH OPEN-COLLECTOR OUTPUTS SERIES 54/74


switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

TYPE	TEST CONDITIONS ^a		t _{PLH} (ns)		t _{PHL} (ns)	
	TYP	MAX	TYP	MAX	TYP	MAX
'54, '74	30	42	32	61	6.17	11
'77, '17	29	41	21	30	4.17	8
'28	4	8	12	22	2.00	4
'33	12	21	33	57	5.63	10
'38	6	8.5	34	54	4.83	8


^aMaximum values of t_{PLH} shown are over the recommended operating range of V_{CC} and T_A; typical values are at V_{CC} = 5 V, T_A = 25°C.

^bLoad circuit and voltage waveforms are shown on page 3-10.


schematics (each gate)



'03, '12 CIRCUITS




'07, '17 CIRCUITS



'28, '38 CIRCUITS

CIRCUITS	R1	R2	R3
'28	4 kΩ	1.5 kΩ	1 kΩ
'38	4 kΩ	500 Ω	400 Ω



'23 CIRCUITS

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

TRIPLE 2-INPUT POSITIVE-NAND GATES 11 positive logic: $Y = ABC$ See page 6-4	<p>SN54H11 (B) SN74H11 (J, K) SN54LS11 (L, M) SN74LS11 (J, K) SN54S11 (L, M) SN74S11 (J, K)</p>	
TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS 12 positive logic: $Y = ABC$ See page 6-4	<p>SN5412 (L, M) SN7412 (Z, ZS) SN54LS12 (J, K) SN74LS12 (J, K)</p>	
DUAL 4-INPUT POSITIVE-NAND SCHMITT TRIGGERS 13 positive logic: $Y = ABCD$ See page 6-14	<p>SN5413 (L, M) SN7413 (J, K) SN54LS13 (L, M) SN74LS13 (J, K)</p> <p>HC - No terminal connection</p>	
INVERTERS 14 positive logic: $Y = A$ See page 6-14	<p>SN5414 (L, M) SN7414 (J, K) SN54LS14 (J, K) SN74LS14 (J, K)</p>	

SCHMIDT-TRIGGER POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

recommended operating conditions

	IN FAMILY: 74 FAMILY	SERIES 54 SERIES 74				SERIES 54LS SERIES 74LS				SERIES 54S SERIES 74S				UNIT
		'12	'14, '122	'12	'14, '122	'LS12, 'LS14, 'LS122	'LS12	'LS12	'LS12	'LS12	'LS12	'LS12	'LS12	
Supply voltage, V _{CC}	54 Family	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
	74 Family	4.75	5	5.75	4.75	5	5.75	4.75	5	5.75	4.75	5	5.75	
High-level output current, I _{OL}		-8.00			8.00			-4.00			-1.000		-1.000	μA
Low-level output current, I _{OL}	54 Family	-16		16		16		8		8	16		16	mA
	74 Family	-16		16		16		8		8	16		16	mA
Operating free-air temperature, T _A	54 Family	-65	125	-55	125	-55	125	-55	125	-55	125	-55	125	°C
	74 Family	0	75	0	75	0	75	0	75	0	75	0	75	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS ¹	SERIES 54 SERIES 74				SERIES 54LS SERIES 74LS				SERIES 54S SERIES 74S				UNIT
			'12	'14, '122	'12	'14, '122	'LS12, 'LS14, 'LS122	'LS12	'LS12	'LS12	'LS12	'LS12	'LS12		
V _{T+} Positive-going threshold voltage	8	V _{CC} = 5 V	1.5	1.7	2	1.5	1.7	2	1.4	1.6	1.9	1.8	1.77	1.9	V
V _{T-} Negative-going threshold voltage	9	V _{CC} = 5 V	0.8	0.8	1.1	0.8	0.8	1.1	0.5	0.8	1.1	1.1	1.22	1.4	V
V _H Input high voltage	8, 9	V _{CC} = 5 V	0.4	0.8	0.4	0.8	0.4	0.8	0.4	0.8	0.2	0.55	0.2	0.55	V
I _{IN} Input current at positive-going threshold	8	V _{CC} = 5 V, I _{OL} = MAX, V _I = V _{T+} MIN	-15		-15		-15		-15		-12		-12	-12	μA
V _{OH} High-level output voltage	9	V _{CC} = 5 V, V _I = V _{T+} MIN	2.4	3.4	2.4	3.4	2.4	3.4	2.7	3.4	2.7	3.4	2.7	3.4	V
V _{OL} Low-level output voltage	8	V _{CC} = 5 V, V _I = V _{T+} MAX	0.2	0.4	0.2	0.4	0.2	0.4	0.25	0.4	0.25	0.4	0.25	0.4	mA
I _{T+} Input current at negative-going threshold	8	V _{CC} = 5 V, V _I = V _{T-}	-0.05		-0.10		-0.14		-0.14		-0.05		-0.05	-0.05	mA
I _{T-} Input current at negative-going threshold	9	V _{CC} = 5 V, V _I = V _{T-}	-0.05		-0.10		-0.10		-0.10		-0.05		-0.05	-0.05	mA
I _I Input current at maximum input voltage	6	V _{CC} = MAX	V _I = 5.5 V	1		1		1		1		1		1	mA
I _{IIH} High-level input current	4	V _{CC} = MAX	V _I = 2.4 V	40		40		40		20		20		50	μA
I _{IL} Low-level input current	8	V _{CC} = MAX	V _I = 0.4 V	-1	-1.0	-1.0	-1.2	-1.2	-0.8	-0.8	-0.8	-0.8	-0.8	-0.8	mA
I _{OS} Short-circuit output current ²	8	V _{CC} = MAX	-10		-15	-12	-55	-20	-100	-40	-100	-40	-100	-100	mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

² All typical values are at V_{CC} = 5 V, T_A = 23°C.

I_{OS} = -12 mA for SN54S/74S74 and -10 mA for 'LS12, 'LS14, 'LS122, and 'S122.

³ Not more than one output should be shorted at a time, and for SN54LS/74LS74 and 'S122, duration of output short circuit should not exceed one second.


SCRAMBLE-TRIGGERED POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

TYPE	TEST CONDITIONS		TYPICAL		WAVE FORM	
	TEST	CONDITIONS	PREPARE	ON	PREPARE	ON
		TIME (μs)	TIME (μs)	TIME (μs)	TIME (μs)	
'13	$C_L = 10\text{ pF}$, $R_L = 500\Omega$	13	27	15	22	
'14, '162	$C_L = 10\text{ pF}$, $R_L = 2\text{k}\Omega$	15	22	15	22	
'LS13	$C_L = 10\text{ pF}$, $R_L = 2\text{k}\Omega$	15	22	15	27	
'LS14	$C_L = 10\text{ pF}$, $R_L = 2\text{k}\Omega$	15	22	15	22	
'LS132	$C_L = 10\text{ pF}$, $R_L = 2\text{k}\Omega$	15	22	16	22	
'LS12	$C_L = 10\text{ pF}$, $R_L = 2\text{k}\Omega$	7	10.5	6.6	13	

* Maximum values of V_{CC} are over the recommended operating range of V_{CC} and T_A . Typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. All loads are 100Ω or 10kΩ.

B. C_L includes probe and lead capacitance.

C. Generator characteristics and reference voltages are:

	Generator Characteristics				Reference Voltages	
	Z_{out}	f_R	t_g	$V_{in(HI)}$	$V_{in(L)}$	V_{ref}
'5154'/'5174'	50Ω	1 MHz	10 ns	1.7V	0.9V	1.5V
'5141S'/'5174S'	50Ω	1 MHz	15 ns	1.6V	0.8V	1.3V
'5132	50Ω	1 MHz	2.5 ns	1.6V	1.2V	1.5V

**SCHMITT-TRIGGER POSITIVE-HAND GATES AND INVERTERS
WITH TOTEM-POLE OUTPUTS**



SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

TYPICAL CHARACTERISTICS OF '13, '14, AND '132 CIRCUITS[†]




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7





FIGURE 8

[†]Data for temperatures below 0°C and 70°C and supply voltages below 4.76V and above 6.25V are applicable for SN5413, SN5414, and SN54132 only.


**SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS
WITH TOTEM-POLE OUTPUTS**

TYPICAL CHARACTERISTICS OF 'LS13, 'LS14, AND 'LS132 CIRCUITS¹


POSITIVE-GOING THRESHOLD VOLTAGE




NEGATIVE-GOING THRESHOLD VOLTAGE





HYSTÉRESIS
vs.
FREE AIR TEMPERATURE



DISTRIBUTION OF WIDTH
FOR HYSIRESIS






THRESHOLD VOLTAGES AND HYSTÉRESIS
vs.
SUPPLY VOLTAGE



¹Data for temperatures below 0°C and above 70°C and supply voltages below 6.70 V and above 8.20 are applicable for SN54LS13, SN54LS14, and SN54LS132 only.

SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

TYPICAL APPLICATION DATA







TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

8-19

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

QUADRUPLE 2-INPUT POSITIVE-OR GATES 32 positive logic: $Y = A \vee B$ See page 6-22	 SN5432 (J, W) SN7432 (J, N) SN54L32 (J, W) SN74LS32 (J, N) SN5433 (J, W) SN7433 (J, N)
QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS 33 positive logic: $Y = \bar{A} \cdot \bar{B}$ See pages 6-24 and 6-28	 SN5433 (J, W) SN7433 (J, N) SN74LS33 (J, W) SN74LS33 (J, N)
QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS 37 positive logic: $Y = \bar{A} \bar{B}$ See pages 6-29	 SN5437 (J, W) SN7437 (J, N) SN74LS37 (J, W) SN74LS37 (J, N) SN5437 (J, W) SN7437 (J, N)
QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN COLLECTOR OUTPUTS 38 positive logic: $Y = \bar{A} \bar{B}$ See pages 6-24 and 6-28	 SN5438 (J, W) SN7438 (J, N) SN74LS38 (J, W) SN74LS38 (J, N) SN5433 (J, W) SN7433 (J, N)

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 1113 • DALLAS, TEXAS 75201

6-1

POSITIVE-OR GATES WITH TOTEM-POLE OUTPUTS

recommended operating conditions

	ES FAMILY T4 FAMILY	SERIES 54 SERIES 74			SERIES 64LS SERIES 74LS			SERIES 54S SERIES 74S			UNIT	
		'52			'LS52			'S52				
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V _{CC}	54 Family 74 Family	4.8	5	5.5	4.5	5	5.5	4.5	5	5.25	V	
High-level output current, I _{OL}	54 Family 74 Family	-	5	5.25	4.75	5	5.25	4.75	5	5.25	mA	
Low-level output current, I _{OL}	54 Family 74 Family	-	12	15	4	8	20	4	8	20	mA	
Operating free-air temperature, T _A	54 Family 74 Family	-55	125	-55	125	-55	125	-55	125	125	C	

electrical characteristics over recommended free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS ¹	SERIES 54 SERIES 74			SERIES 64LS SERIES 74LS			SERIES 54S SERIES 74S			UNIT	
			'52			'LS52			'S52				
			MIN	Typ.	MAX	MIN	Typ.	MAX	MIN	Typ.	MAX		
V _H High-level input voltage	1,2		2	2	2	2	2	2	2	2	V		
V _L Low-level input voltage	1,2	54 Family 74 Family	0E	0E	0F	0E	0E	0F	0B	0B	V		
V _{IK} Input clamp voltage	3	V _{CC} = MIN, I _O = 0	-1.5	-1.5	-1.5	-1.5	-1.5	-1.5	-1.2	-1.2	V		
V _{OH} High-level output voltage	1	V _{CC} = MIN, I _{OL} = MAX	24	34	25	34	26	34	27	34	V		
V _{OL} Low-level output voltage	2	V _{CC} = MIN, V _L = V _{IL} max I _{OL} = MAX	54 Family 74 Family	0.2	0.4	0.25	0.4	0.25	0.4	0.25	0.4	V	
I _I Input current at maximum input voltage	4	V _{CC} = MAX V _I = 5.5V	-	-	-	-	-	-	-	-	mA		
I _{II} High-level input current	4	V _{CC} = MAX V _I = 2.4V	-	-	40	-	-	-	-	50	mA		
I _{IL} Low-level input current	5	V _{CC} = MAX V _I = -0.4V	-	-	-	-	-	-	-	-2	mA		
I _{DE} Short-circuit output current ²	6	V _{CC} = MAX	54 Family 74 Family	-20	-55	-20	-100	-60	-100	-100	mA		
I _{CC} Supply current	7	Total, without load Total, outputs low Average per gate	V _{CC} = MAX V _{CC} = 5V, 50% duty cycle	15	22	3.1	6.7	18	32	30	62	mA	

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5V, T_A = 25°C.

I_{II} = -12 mA for SN54/7474³ and -18 mA for SN54LS/74LS³ and SN54S/74S³.


³Not more than one output should be shorted at a time, and for SN54LS/74LS³ and SN54S/74S³, duration of the short circuit should be less than one second.

POSITIVE-OR GATES WITH TOTEM-POLE OUTPUTS


schematics (each gate)

TYPE	TEST CONDITIONS*	t _{PLH} (ns)		t _{PHL} (ns)	
		Propagation delay time, low-to-high-level output	high-to-low-level output	Propagation delay time, high-to-low-level output	low-to-high-level output
TS2	C _L = 15 pF, R _L = 400 Ω	10	16	14	22
TS22	C _L = 15 pF, R _L = 250 Ω	14	22	14	22
S22	C _L = 15 pF, R _L = 250 Ω	4	7	4	7
	C _L = 50 pF, R _L = 250 Ω		5		5


* Load circuit and voltage waveform are shown on Figure 3-10 and 3-11.



2:1 CIRCUITS



3:2 CIRCUITS



1:2 CIRCUITS

Nominal voltages shown are nominal and in nano.

TEXAS INSTRUMENTS
INFORMATIONAL

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

<p>DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES (ONE GATE EXPANDABLE)</p> <p>50</p> <p>positive logic: $Y = AB + CD + X$ 150: X = output of SN54H02/SN74H02 1150: X = output of SN54H02/SN74H02 or SN54H02/SN74H02</p> <p>See page 6-30</p>	<p>SN54H02 (J) SN54H150 (J) SN74H02 (J, N) SN74H150 (J, N)</p>	<p>SN54H02 (M) SN74H150 (M)</p>
<p>AND-OR-INVERT GATES</p> <p>51</p> <p>'51, '1151, '751 DUAL 2-WIDE 2-INPUT positive logic: $Y = AB + CD$</p> <p>'LB51, 'LB51 2-WIDE 3-INPUT, 2-WIDE 2-INPUT positive logic: $1Y = (IA + IB + IC) \cdot (ID + IE + IF)$ $2Y = (IA + IB) + (IC + ID)$</p> <p>See page 6-30</p>	<p>SN54A51 (J) SN74A51 (J, N) SN54H151 (J, N) SN74H151 (J, N) SN54LS51 (J, M) SN74LS51 (J, M)</p>	<p>SN54LS51 (M) SN74H151 (M)</p>

AND-OR-INVERT GATES WITH TOTEM-POLE OUTPUTS

SN54LS115/SN74LS115, SN54LS116/SN74LS116, SN54LS117/SN74LS117, SN54LS118/SN74LS118

recommended operating conditions

SN54 Family SN74 Family	SERIES 54 SERIES 74			SERIES 54H SERIES 74H			SERIES 54L SERIES 74L			SERIES 54S SERIES 74S			SERIES 54S SERIES 74S			UNIT	
	T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}		
Supply voltage, V _{CC}	5.0	5	5.5	5.0	5	5.5	5.0	5	5.5	5.0	5	5.5	5.0	5	5.5	5	v
High-level output current, I _{OL}	54 Family	-	-	4.0	-	-	5.0	-	-	1.0	-	-	4.0	-	-	-1.000	a
Low-level output current, I _{OL}	54 Family	-	-	18	-	-	20	-	-	3	-	-	4	-	-	20	a
Operating free-air temperature, T _A	54 Family	-15	125	-15	-55	125	-15	-55	125	-15	-55	125	-15	125	-15	125	c
	74 Family	0	10	0	75	0	75	0	75	0	75	0	75	0	75	0	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS ¹	SERIES 54 SERIES 74			SERIES 54H SERIES 74H			SERIES 54L SERIES 74L			SERIES 54S SERIES 74S			UNIT		
			T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}	T _A	V _{CC}	I _{CC}			
V _H High-level input voltage	1, 2	-	2	-	-	2	-	-	2	-	-	2	-	-	v		
V _L Low-level input voltage	1, 2	-	54 Family	0.8	-	0.8	-	-	0.7	-	-	0.7	-	-	0.8	v	
V _H Input threshold voltage	1	V _{CC} = MIN, I _{CC} = MAX	-1.5	-	-	-1.5	-	-	-1.5	-	-	-1.5	-	-	-1.2	v	
V _H High-level output voltage	1	V _{CC} = MIN, V _{IL} = V _{IL} (see T _A = MAX)	24	24	24	24	24	24	24	24	24	24	24	24	24	v	
V _H Low-level output voltage	2	V _{CC} = MAX, V _{IL} = 2V	54 Family	24	24	24	24	24	24	24	24	24	24	24	24	v	
I _{OL} High-level output current	4	V _{CC} = MAX, V _{IL} = 2V	54 Family	0.3	0.4	0.3	0.4	0.3	0.4	0.3	0.4	0.3	0.4	0.3	0.4	0.3	v
I _{OL} Low-level output current	4	V _{CC} = MAX, V _{IL} = 0 mA	54 Family	0.7	0.8	0.7	0.8	0.7	0.8	0.7	0.8	0.7	0.8	0.7	0.8	0.7	v
I _{OL} Maximum output current	4	V _{CC} = MAX	54 Family	1	1	1	1	1	1	1	1	1	1	1	1	1	a
I _{OL} High-level output current	4	V _{CC} = MAX	74 Family	40	-10	40	-10	40	-10	40	-10	40	-10	40	-10	40	a
I _{OL} Low-level output current	5	V _{CC} = MAX	54 Family	-0.3	-0.4	-0.3	-0.4	-0.3	-0.4	-0.3	-0.4	-0.3	-0.4	-0.3	-0.4	-0.3	a
I _{OL} Short-circuit current ²	6	V _{CC} = MAX	54 Family	-10	-16	-10	-16	-10	-16	-10	-16	-10	-16	-10	-16	-10	a
I _{OL} Supply current	7	V _{CC} = MAX	74 Family	-18	-18	-18	-18	-18	-18	-18	-18	-18	-18	-18	-18	-18	a

¹For conditions shown as MIN or MAX, see the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5V, T_A = 25°C.

I_{OL} = -12 mA for SN54LS115/SN74LS115, and -18 mA for SN54LS116/SN74LS116, and -18 mA for SN54LS117/SN74LS117, and -18 mA for SN54LS118/SN74LS118.

³Not more than one output should be shorted at a time, and for SN54LS115/SN74LS115, SN54LS116/SN74LS116, SN54LS117/SN74LS117, and SN54LS118/SN74LS118, duration of the short-circuit should not exceed 600 seconds.

AND-OR-INVERT GATES WITH TOTEM-POLE OUTPUTS

Switching Characteristics at $V_{CC} = 6\text{ V}$, $T_A = 25^\circ\text{C}$

TYPE	Input Level		Output Level		Input-to-output time ns (typical)	Input-to-output time ns (worst case)
	Type	MAX	Type	MAX		
7S1	4	0	7A	14	2.25	—
7S2	4	0	8A	15	4.55	—
7S3	12	128	15A	24	5.65	—
7S4	21	11	9A	14	9.75	—
15S1	0.44	0.8	12A	1.3	0.70	—
15S2	0.44	0.8	13A	0.50	0.50	—
15S3	0.20	0.6	14A	0.50	0.50	—
15S4	0.20	0.6	15A	0.50	0.50	—
15S5	0.77	0.4	16A	0.50	0.50	—
15S6	0.5	16	1A	2.0	0.65	—
15S7	0.5	16	10	2	0.9	—
15S8	0.5	16	11	1.3	0.9	—
15S9	12	173	13A	1.6	2.2	5.45
15S10	3	125	15A	5.5	10	7.75

The maximum value of I_{CC} is over the frequency band indicated above. At $V_{CC} = 5\text{ V}$, $T_A = -50^\circ\text{C}$.

schematics (each gate)

The portion of the circuit within the dashed lines is repeated (with all resistors omitted) for each additional AND section.

Resistor values are given under I_{CC} .

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

6-31

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

ANODE-GATED JK MASTER-RESET FLIP-FLOPS WITH PRESET AND CLEAR


72

FUNCTION TABLE

INPUTS			OUTPUTS	
PRESET	CLEAR	CLOCK	J	K
L	H	X	X	X
H	L	X	X	X
L	L	X	X	X
H	H	JK	X	X
H	H	JK	L	L
H	H	JK	L	H
H	H	JK	H	L
H	H	JK	L	L
H	H	JK	H	H
			TOGGLE	

Positive logic: J = J1-J2-J3; K1-K2-K3

See pages 6-46, 6-53, and 6-54



ES5472 (J) SN7472 (J, N)
SL5472 (J) SN74H72 (J, M)
LS5472 (J) SN74L72 (J, N)
E5472 (J) E5472 (M)
E5472 (J) E5472 (N)

NC = No internal connection

DUAL JK FLIP-FLOPS WITH CLEAR

73


73, 2473, 573
FUNCTION TABLE

INPUTS			OUTPUTS	
CLEAR	CLOCK	J	K	Q
L	X	X	X	L H
H	JK	L	L	Q ₀ Q ₁
H	JK	H	L	H L
H	JK	L	H	L H
H	JK	H	H	TOGGLE

See pages 6-49, 6-60, 6-63, and 6-65

573, 2473
FUNCTION TABLE

INPUTS			OUTPUTS	
CLEAR	CLOCK	J	K	Q
L	X	X	X	L H
H	JK	L	L	Q ₀ Q ₁
H	JK	H	L	H L
H	JK	L	H	L H
H	JK	H	H	TOGGLE
H	JK	X	X	Q ₀ Q ₁



EN5473 (J, V) SN57473 (J, N)
SN5473 (J, V) EN74H73 (J, M)
SN5473 (J, T) SN74L73 (J, N)
E5473 (J, V) E574L73 (J, N)
E5473 (J, V) E574L73 (J, M)


DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

74

FUNCTION TABLE

INPUTS			OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q
L	H	X	X	H L
H	L	X	X	L H
L	L	X	X	H* H*
H	H	1	H	L
H	H	1	L	H
H	H	L	X	Q ₀ Q ₁

See pages 6-46, 6-60, 6-63, and 6-65



EN5474 (J) SN7474 (J, H)
SN5474 (J) EN74H74 (J, M)
E5474 (J) SN74L74 (J, N)
SN54L74A (J, W) SN74LS74A (J, M)
E574L74 (J, M) E574LS74 (J, M)

EN5474 (J)
SN5474 (J)
E5474 (J)
E574L74 (J)

1-22

TEXAS INSTRUMENTS

INCORPORATED

POST OFFICE BOX 1012 • DALLAS, TEXAS 75201

See explanation of function tables on page 2-2.
* This configuration is noninverting; that is, it will not produce valid preset and clear outputs unless their inputs remain at their inactive (high) level.

SERIES 54LS/74LS FLIP-FLOPS

6-69

recommended operating conditions

		SERIES 54LS/74LS			LS114A			LS283, LS112A			LS178A, LS114A			LS109A			
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	Series 54LS	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
	Series 74LS	4.75	5	6.25	4.75	5	6.25	4.75	5	6.25	4.75	5	6.25	4.75	5	6.25	
High-level output current, I _{OH}		-420		-400		-420		-420		-400		-420		-420		-400	mA
Low-level output current, I _{OL}	Series 54LS	-4		-4		-4		-4		-4		-4		-4		-4	mA
	Series 74LS	-1		-1		-1		-1		-1		-1		-1		-1	mA
Clock frequency, f _{CLOCK}		0	10	0	10	0	10	0	10	0	10	0	10	0	10	25 MHz	
Pulse width, t _P	Clock High	10		25		20		10		25		10		25		10	
	Present or Clear Low	25		75		25		25		75		25		75		25	
Series 54LS, t _{PLH}		20		25		20		20		25		20		25		20	ns
	Series 74LS	20		25		20		20		25		20		25		20	
Hold time, t _H		0.1		0.1		0.1		0.1		0.1		0.1		0.1		0.1	ns
Operating temperature, T _A	Series 54LS	-55	125	-55	125	-55	125	-55	125	-55	125	-55	125	-55	125	-55	°C
	Series 74LS	0	70	0	70	0	70	0	70	0	70	0	70	0	70	0	

(1) The arrow indicates the edge of the clock pulse used for reference. ↑ for the rising edge, ↓ for the falling edge.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹			LS114A			LS283, LS112A			LS178A, LS114A			LS109A			UNIT	
	MIN	NOM	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V _{CC} High-level input voltage		2		2		2	2		2	2		2	2		2	V	
I _{IL} Low-level input current	Series 54LS	0.7		0.7		0.7	0.7		0.7	0.7		0.7	0.7		0.7		
V _{IL} Input voltage	Series 74LS	0.8		0.8		0.8	0.8		0.8	0.8		0.8	0.8		0.8		
V _{IC} Input common-emitter voltage	V _{CC} = 5V _{DC} , V _I = -16V _{DC}	-1.5		-1.5		-1.5	-1.5		-1.5	-1.5		-1.5	-1.5		-1.5	V	
V _{OH} High-level output voltage	Series 54LS, V _{CC} = 5V _{DC} , V _I = 2V _{DC}	3.9	4.2	3.9	4.2	3.9	4.2	3.9	4.2	3.9	4.2	3.9	4.2	3.9	4.2	V	
	Series 74LS, V _I = V _{IL} max, I _{OL} = -420 mA	2.7	3.4	2.7	3.4	2.7	3.4	2.7	3.4	2.7	3.4	2.7	3.4	2.7	3.4		
V _{OL} Low-level output voltage	Series 54LS, V _{CC} = 5V _{DC} , V _I = 2V _{DC}	0.25	0.4	0.25	0.4	0.25	0.4	0.25	0.4	0.25	0.4	0.25	0.4	0.25	0.4	V	
	Series 74LS, V _I = V _{IL} max, I _{OL} = 4 mA	0.26	0.5	0.26	0.5	0.26	0.5	0.26	0.5	0.26	0.5	0.26	0.5	0.26	0.5		
I _{OL} Low-level output current	Series 54LS, V _{CC} = 5V _{DC} , V _I = 2V _{DC}	0.29	0.4	0.29	0.4	0.29	0.4	0.29	0.4	0.29	0.4	0.29	0.4	0.29	0.4		
D, J, K, or R		0.1		0.1		0.1		0.1		0.1		0.1		0.1		0.1	mA
I _I Input current at minimum input voltage	Clear	0.2		0.2		0.2		0.2		0.2		0.2		0.2		0.2	mA
	Set	0.2		0.2		0.2		0.2		0.2		0.2		0.2		0.2	
	Set	0.4		0.1		0.4		0.4		0.4		0.4		0.4		0.4	
I _Q High-level output current	Clear	0.1		0.1		0.1		0.1		0.1		0.1		0.1		0.1	
	Set	0.2		0.2		0.2		0.2		0.2		0.2		0.2		0.2	
I _Q Low-level output current	Clear	0.2		0.2		0.2		0.2		0.2		0.2		0.2		0.2	mA
	Set	0.3		0.3		0.3		0.3		0.3		0.3		0.3		0.3	
I _Q Short-circuit output current ²	Series 54LS, V _{CC} = MAX	-20	-100	-20	-100	-20	-100	-20	-100	-20	-100	-20	-100	-20	-100	mA	
	Series 74LS, V _{CC} = MAX	-20	-150	-20	-150	-20	-150	-20	-150	-20	-150	-20	-150	-20	-150		
I _{CC} Supply current ³	V _{CC} = MAX, Set Note 1	6	6	4	6	4	6	4	6	4	6	4	6	4	6	mA	

¹For conditions shown as MIN or MAX, see the appropriate value specified under recommended operating conditions.


²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time, and duration of short circuit should not exceed one second.


NOTE 1: With all outputs open, I_{CC} is measured with the Q and G outputs high in turn. At the time of measurement, the clock input is grounded.

SERIES 54LS/74LS FLIP-FLOPS

schematics of 'LS74A and 'LS109A



'LS74A - DUAL JK WITH CLEAR AND PRESET




'LS109A - DUAL JK WITH CLEAR AND PRESET

switching characteristics, $V_{CC} = 6\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FROM	TO	TEST	TYPICAL (LS74A)		TYPICAL (LS109A)		UNIT
				INPUT	OUTPUT	INPUT	OUTPUT	
CL	C _L = 10 pF	20	CL = 20 pF	20	25	22	24	nA
PROP.	PROPAGATION DELAY, HIGH-TO-HIGH	11	PROPAGATION DELAY, HIGH-TO-HIGH	15	20	13	15	ns
TIME	PROPAGATION DELAY, LOW-TO-LOW	9 or 6	PROPAGATION DELAY, LOW-TO-LOW	11	20	11	15	ns
	MAX. PROPAGATION DELAY, HIGH-TO-HIGH	20	MAX. PROPAGATION DELAY, HIGH-TO-HIGH	25	35	22	25	ns
	MIN. PROPAGATION DELAY, LOW-TO-LOW	6	MIN. PROPAGATION DELAY, LOW-TO-LOW	7	10	6	8	ns

Note 1: Maximum clock frequency
Typical propagation delay time, low-to-high output
Typical propagation delay time, high-to-low output
Note 2: Load circuit and voltage waveforms are shown on page 3-11.

functional block diagrams and schematics of inputs and outputs



'LS74A, 'LS109A-DUAL JK WITH CLEAR

'LS74A, 'LS109A-DUAL JK WITH CLEAR AND PRESET

'LS74A, 'LS109A-DUAL JK WITH PRESET, COMMON CLEAR,

AND COMMON CLOCK

'LS109A-DUAL JK WITH PRESET

'LS74A, 'LS109A-DUAL JK WITH CLEAR


EQUIVALENT OF

TYPICAL OF

ALL OUTPUTS

— 130 Ω — V_{CC} —

NOM



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5010 • DALLAS, TEXAS 75222


54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

4-BIT MAGNITUDE COMPARATORS


85

See page 7-07



QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

86 $Y = A \oplus B = X_3 \oplus X_2$





FUNCTION TABLE

FUNCTION TABLE		
INPUTS	OUTPUT	
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

H = High level, L = Low level

See page 7-05



4-BIT TRUE/COMPLEMENT, ZERO-CODE ELEMENTS

87


See page 7-70

FUNCTION TABLE

FUNCTION TABLE					
CONTROL INPUTS		Y1	Y2	Y3	Y4
B	C				
L	L	X1	X2	X3	X4
L	H	A1	A2	A3	A4
H	L	H	H	H	H
H	H	L	L	L	L

H = High level, L = Low level

A1, A2, A3, A4 = the level of the reductive A inputs



126

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5017 • DALLAS, TEXAS 75229

TTL
MSI


**TYPES SN5485, SN54L85, SN54LS85, SN54S85,
SN7485, SN74L85, SN74LS85, SN74S85**
4-BIT MAGNITUDE COMPARATORS

BULLETIN NO. DL 9 7611810 MARCH 1974 - REVISED OCTOBER 1976

SN5485, SN54L85, SN54LS85 . . . J OR W PACKAGE
SN7485, SN74L85, SN74LS85 . . . J OR N PACKAGE
(TOP VIEW)

SN54S85 . . . J PACKAGE
SN74S85 . . . J OR N PACKAGE
(TOP VIEW)

TYPE	TYPICAL	TYPICAL
POWER	DISSI.	DELAY
	(4-BIT WORDS)	
'85	276 mW	23 ns
'L85	20 mW	50 ns
'LS85	52 mW	24 ns
'S85	368 mW	11 ns



Description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8:4:2:1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more significant bits. The stage handling the least significant bits must have a high-level voltage applied to the A = B input and in addition for the 'L85, low-level voltage applied to the A > B and A < B inputs. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

FUNCTION TABLES

COMPARISON			CASCADEING			OUTPUTS		
INPUTS			INPUTS			A > B, A < B, A = B		
A3 = B3	A2 = B2	A1 = B1	A3 = B3	A2 = B2	A1 = B1	A > B	A < B	A = B
X	X	X	X	X	X	H	L	L
X	X	X	X	X	X	L	H	L
X	A2 > B2	X	X	X	X	H	L	L
X	A2 < B2	X	X	X	X	L	H	L
X	A2 = B2	X	X	X	X	N	L	L
A2 = B2	A1 = B1	X	X	X	X	L	H	L
A2 = B2	A1 = B1	X	X	X	X	N	L	L
A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	N

'85, 'L85, 'S85

A3 = B3			A2 = B2			A1 = B1			A0 = B0		
A3 = B3	A2 = B2	A1 = B1	A3 = B3	A2 = B2	A1 = B1	A3 = B3	A2 = B2	A1 = B1	A0 = B0	A3 = B3	A2 = B2
X	X	X	X	X	X	H	L	L	H	N	
X	X	X	X	X	X	H	N	L	L	L	L

LSD

A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	H	L	H	N
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	H	N	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	N	H	H	N	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	H	N	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	L	L	L

H = High level, L = Low level, N = irrelevant



TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5010 MILLS, TEXAS 76063

7-52


**TYPES SN5495, SN54185, SN54LS95, SN7495, SN74185, SN74LS95, SN74S95;
4-BIT MAGNITUDE COMPARATORS**

functional block diagrams



**TYPES SN5405, SN54L05, SN54LS05, SN54S05,
SN7405, SN74L05, SN74LS05, SN74S05
4-BIT MAGNITUDE COMPARATORS**

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN5405 ¹ SN54L05 ²	SN54LS05 ³	SN7405 ¹ SN74L05 ²	SN74LS05 ³	SN74S05 ⁴	UNIT
Supply voltage, V_{CC} (see Note 1)	7	8	7	7	8	V
Input voltage (see Note 2)	6.5	6.5	7	6.5	6.5	V
Interemitter voltage (see Note 3)	5.5			5.5		V
Operating free-air temperature range	-55 to 125		0 to 70		-55 to 150	°C
Storage temperature range	-65 to 150		-65 to 150		-65 to 150	°C

- NOTES:**
1. Voltage values, except Interemitter voltage, are with respect to network ground terminal.
 2. Input voltage for 'LS must be zero or positive with respect to network ground terminal.
 3. If the voltage between two emitters of a multiple-emitter input transistor, Total rating applies to each A input in conjunction with its respective B input of the '05 and 'S05.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES SN5485, SN7485 4-BIT MAGNITUDE COMPARATORS

recommended operating conditions

	SN5485			SN7485			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	6.5	4.75	5	5.75	V
High-level output current, I _{OH}				-400		-400	mA
Low-level output current, I _{OL}				15		16	mA
Operating free-air temperature, T _A	-65		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER ¹	TEST CONDITIONS ²	MIN	TYP ³	MAX	UNIT
V _H - High-level input voltage		2		V	
V _L - Low-level input voltage		0.8		V	
V _{IS} - Input clamp voltage	V _{CC} = MIN, V _I = 2 V,	-1.0		V	
V _{OH} - High-level output voltage	V _{CC} = MIN, V _I = 0.8 V, I _{OH} = -600 mA	2.4	2.4	V	
V _{OL} - Low-level output voltage	V _{CC} = MIN, V _I = 0.8 V, I _{OL} = 10 mA	0.2	0.4	V	
I _I - Input current at maximum input voltage	V _{CC} = MAX, V _I = 6.5 V	1		mA	
I _H - High-level input current ⁴	A < B, A > B inputs all other inputs	40		mA	
I _L - Low-level input current ⁴	A < B, A > B inputs all other inputs	-15		mA	
I _{OD} - Short-circuit output current ⁵	V _{CC} = MAX, V _O = 0	SN5485 : -20	-20	-65	mA
I _{CC} - Supply current	V _{CC} = MAX, See Note 4	SN7485 : -10	-10	-65	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 6 V, T_A = 25°C.

³Typical values are at V_{CC} = 5 V, T_A = 25°C.

⁴Note 4: I_H is measured with outputs open, A = B grounded, and no driver drivers in logic.

switching characteristics, V_{CC} = 6 V, T_A = 25°C

PARAMETER ¹	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{TH}	Any A or B gate type	A < B, A > B	2	C _L = 15 pF, R _L = 400 Ω, See Note 6	7			
		A = B	3		12			ns
		A = B	4		12	20		ns
	A = B		1		23	35		ns
V _{HL}	Any A or B gate type	A < B, A > B	2		11			
		A < B, A > B	3		16			
		A < B, A > B	4		20	25		ns
	A < B or A = B	A > B	1		20	25		ns
V _{PH}	A < B or A = B	A < B	1	C _L = 7 pF, R _L = 1 kΩ, See Note 6	7	11		ns
		A < B or A = B	2		11	17		ns
		A < B or A = B	3		13	20		ns
	A < B or A = B	A > B	2		11	17		ns
V _{PL}	A < B or A = B	A < B	1		7	11		ns
		A < B or A = B	2		11	17		ns
		A < B or A = B	3		11	17		ns
	A < B or A = B	A > B	1		11	17		ns

¹(PL) = propagation delay time, low-to-high output

²(PH) = propagation delay time, high-to-low output

³NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

TYPES SN54L05, SN74L05 6-BIT MAGNITUDE COMPARATORS

recommended operating conditions

	SN54L05			SN74L05			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}		-100		-200		μA	
Low-level output current, I _{OL}		2		3.6		mA	
Operating free-air temperature, T _A	-55	125	0	70		°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹		MIN	TYP	MAX	UNIT
	V _{IIH} = High-level input voltage	V _{IIL} = Low-level input voltage				
V _{OHI} = High-level output voltage	V _{CC} = MIN, V _{IIH} = 2 V,	SNS4L05	2.4	3.3		V
	V _{IL} = 0.7 V, I _{OH} = MAX	SN74L05	2.4	7.2		
V _{OLO} = Low-level output voltage	V _{CC} = MIN, V _{IIH} = 2 V,	SNS4L05	0.15	0.3		V
	V _{IL} = 0.7 V, I _{OL} = MAX	SN74L05	0.2	0.4		
I _H = Input current at noninverting input voltage	A < B, A > B, or A = B A or B inputs	V _{CC} = MAX, V _I = 0.5 V		100		mA
				200		
I _{HH} = High-level input current	A < B, A < B, or A = B A or B inputs	V _{CC} = MAX, V _I = 2.6 V		10		mA
				30		
I _{HL} = Low-level input current	A < B, A > B, or A = B A or B inputs	V _{CC} = MAX, V _I = 0.5 V		-0.18		mA
				-0.54		
I _{OS} = Short-circuit output currents ²		V _{CC} = MAX	-3	-15		mA
I _{CC} = Supply current	V _{CC} = 14 V, See Note 6	Condition A	4.0	7.7		mA
		Condition B	3.2	7.3		

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

² All typical values are at V_{CC} = 5 V, T_A = 25°C.

Note 6: More than one output should be shorted at a time.

NOTE 6: With all outputs open, I_{CC} is measured for Condition A with all inputs at 0.5 V, and for Condition B with all inputs grounded.

Switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ³	INPUT ⁴	TO ⁵ (GND/UD)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Any A or B	Any		80	150		ns
t _{PLL}			C _L = 10 pF, R _L = 0.5 Ω, See Note 7	75	150		
t _{PHL}	A > B, A < B, or A = B	Any		75	150		ns
t _{PLL}				53	100		

³ t_{PLH} = propagation delay time, low-to-high-level switching

⁴ t_{PLL} = propagation delay time, high-to-low-level switching

⁵ t_{PHL}, t_{PLL} = low-to-high-level switching times

Note 7: Load driver load voltage requirements are shown on pages 2-11.

TYPES SN54LS85, SN74LS85 4-BIT MAGNITUDE COMPARATORS

REVISED OCTOBER 1970

recommended operating conditions

	SN54LS85			SN74LS85			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}	-	-	-400	-	-	-400	mA
Low-level output current, I _{OL}	-	-	4	-	-	8	mA
Operating free-air temperature, T _A	-65	-	125	0	-	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	DRAWDOWN		EMITTERS		UNIT		
		MIN	TYP ²	MAX	MIN			
V _{IH} High-level input voltage		2	-	2	-	V		
V _{IL} Low-level input voltage		-	-	0.7	-	V		
V _{IK} Input clamp voltage	V _{CC} = MIN, V _{IH} = 10 mA	-	-	-1.5	-	V		
V _{OH} High-level output voltage ³	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} min, I _{OH} = -400 μA	2.5	3.4	-	2.7	V		
V _{OL} Low-level output voltage ³	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OL} = 8 mA	-	-	0.25	0.4	V		
I _I Input current	A < B, A > B inputs	-	-	0.1	-	mA		
	all other inputs	V _{CC} = MAX, V _I = 7 V	-	0.3	-	mA		
I _H High-level input current	A < B, A > B inputs	-	-	20	-	mA		
	all other inputs	V _{CC} = MAX, V _I = 2.7 V	-	60	-	mA		
I _L Low-level input current	A < B, A > B inputs	-	-	-0.4	-	mA		
	all other inputs	V _{CC} = MAX, V _I = 0.4 V	-	-1.2	-	mA		
I _{OD} Short-circuit output current ⁴	V _{CC} = MAX	-20	-	-100	-20	-100	mA	
I _{CC} Supply current	V _{CC} = MAX	See Note 4	-	10.4	20	10.4	20	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

⁴NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.8 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ⁵	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	TEST CONDITIONS			UNIT
					MIN	TYP	MAX	
I _{PLH}	Any A or B data input	A < B, A > B	1	CL = 15 pF, R _L = 2 kΩ, See Note 7	-	-	14	ns
		A < B	2		-	-	19	
		A = B	3		-	-	24	ns
		A = B	4		-	-	27	
I _{PHL}	Any A or B data input	A < B, A > B	1		-	-	11	ns
		A < B	2		-	-	16	
		A = B	3		-	-	20	ns
		A = B	4		-	-	23	
I _{PLH}	A < B or A = B	A > B	1	CL = 15 pF, R _L = 2 kΩ, See Note 7	-	-	14	ns
I _{PLH}	A < B or A = B	A > B	1		-	-	11	ns
I _{PLH}	A = B	A = B	2	CL = 15 pF, R _L = 2 kΩ, See Note 7	-	-	13	ns
I _{PLH}	A = B	A = B	2		-	-	13	ns
I _{PLH}	A > B or A = B	A < B	1	CL = 15 pF, R _L = 2 kΩ, See Note 7	-	-	14	ns
I _{PLH}	A > B or A = B	A < B	1		-	-	11	ns

⁵t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

NOTE 7: Load circuit and voltage waveforms are shown on page 3-11.

TYPES SN54S85, SN74S85 4-BIT MAGNITUDE COMPARATORS

recommended operating conditions

	SN54S85			SN74S85			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}				-1		-1	mA
Low-level output current, I _{OL}				20		20	mA
Operating free-air temperature, T _A	-55	125	0	70		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IH} High-level input voltage				2		V
V _{IL} Low-level input voltage				0.8		V
V _{IK} Input clamping voltage	V _{CC} = MIN, I _I = -18 mA			-1.2		V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, SN54S85	2.5	3.4			V
	V _{IL} = 0.8 V, I _{OH} = -1 mA SN74S85	2.7	3.4			V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,			0.8		V
	V _{IL} = 0.0 V, I _{OL} = 20 mA					
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1		mA
I _{IIH} High-level input current	A < B, A > B inputs	V _{CC} = MAX, V _I = 2.7 V		50		mA
	all other inputs			150		mA
I _{IL} Low-level input current	A < B, A > B inputs	V _{CC} = MAX, V _I = 0.5 V		-2		mA
	all other inputs			-6		mA
I _{OS} Short-circuit output current ⁸	V _{CC} = MAX		-40	-100		mA
	V _{CC} = MAX, See Note 4		73	116		mA
I _{CC} Supply current	V _{CC} = MAX, T _A = 125°C, SN54S85			110		mA
	See Note 4					

⁷For conditions shown as MIN or MAX, use the shorter time value specified under recommended operating conditions.

⁸All typical values are at V_{CC} = 5 V, T_A = 25°C.

⁹That is, when this one output should be shorted at a time, and duration of the short circuit should not exceed one second.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ¹	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Any A or B digital input		1	C _L = 15 pF, R _L = 200 Ω, See Note 5	5			
		A < B, A > B	2		7.5			
			3		10.5	18		ns
		A = B	4		12	18		
			1		5.5			
t _{PHL}	Any A or B digital input	A < B, A > B	2	C _L = 15 pF, R _L = 200 Ω, See Note 5	7			
			3		11	16.5		ns
		A = B	4		11	16.5		
t _{PLH}	A < B or A = B	A > B	1		5	7.5	ns	
t _{PLH}	A < B or A = B	A > B	1		5.5	8.5	ns	
t _{PLH}	A = B	A = B	2		7	10.5	ns	
t _{PLH}	A = B	A = B	1		5	7.5	ns	
t _{PLH}	A > B or A = B	A < B	1		6	7.5	ns	
t _{PLH}	A > B or A = B	A < B	1		5.5	8.5	ns	

¹t_{PLH} = propagation delay time, low-to-high level output

²t_{PHL} = propagation delay time, high-to-low-level output

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

TEXAS INSTRUMENTS

THE UNINCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

3-8


**TYPES SN5485, SN54L85, SN54LS85, SN54S85,
SN7485, SN74L85, SN74LS85, SN74S85
4-BIT MAGNITUDE COMPARATORS**

TYPICAL APPLICATION DATA

COMPARISON OF TWO N-BIT WORDS

This application demonstrates how these magnitude comparators can be cascaded to compare longer words. The example illustrated shows the comparison of two 24-bit words; however, the design is expandable to n-bits. As an example, one comparator can be used with five of the 24-bit comparators illustrated to expand the word length to 120-bits. Typical comparison times for various word lengths using the '85, 'L85, 'LS85, or 'S85 are:

WORD LENGTH	NUMBER OF PKGS	'85	'L85	'LS85	'S85
1-4 bits	1	23 ns	90 ns	24 ns	11 ns
5-24 bits	2-8	48 ns	180 ns	48 ns	22 ns
25-120 bits	8-31	69 ns	270 ns	72 ns	33 ns



COMPARISON OF TWO 24-BIT WORDS


54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEW)

1-FO4 LINE DECODE/REG/MULTIPLYER

138

ESDQO P-125




DS220110 (J, I) SN74LS129 (J, N)
DS220120 (J, M) SN74S130 (J, N)

DUAL 2 TO 4 LINE DECODE/REG/MULTIPLYER

139

ESDQO P-125




DS220110 (J, I) SN74LS129 (J, N)
DS220120 (J, M) SN74S130 (J, N)

DUAL 4-INPUT POSITIVE-SEATED 50-OHM LINE DRIVERS

140

positive logic
Y = 4000

See page 6-32



DS220140 (J, M) SN74S140 (J, N)


IIC - I₂C Digital Expander

ECO-TD-DIGITAL DECODER/DRIVER

141

DRIVES COLD-CATHODE
INDICATOR TUBES

See page 7-129



DS220141 (J, K)

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5010 • WILMINGTON, TEXAS 75164

6-31

**TTL
MSI**

**TYPES SN54LS138, SN54LS139, SN54S138, SN54S139,
SN74LS138, SN74LS139, SN74S138, SN74S139**
DECODERS/DEMULTIPLEXERS

BULLETIN NO. 243-20100, DECEMBER 1972, REVISED OCTOBER 1974

- Designed Specifically for High-Speed:
Memory Decoders
Data Transmission Systems
- 'S138 and 'LS138 3-to-8-Line Decoders Incorporate 3 Enable Inputs to Simplify Cascading and/or Data Reception
- 'S139 and 'LS139 Contain Two Fully Independent 2-to-4-Line Decoders/ Demultiplexers
- Schottky Clamped for High Performance

TYPE	TYPICAL PROPAGATION DELAY (3 LEVELS OF LOGIC)	TYPICAL POWER DISSIPATION
'LS138	22 ns.	32 mW
S132	8 ns.	215 mW
'LS139	22 ns.	34 mW
S133	7.5 ns	203 mW

description


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memory utilizing a fastenable circuit the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138 and 'S138 decode one-of-eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


The 'LS139 and 'S139 comprise two individual two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs each of which represents only one normalized Series 64LS/74LS load ('LS138, 'S139) or one normalized Series 54S/74S load ('S138, 'S139) to its driving circuit. All inputs are clamped with high performance Schottky diodes to suppress linear ringing and simplify system design. Series 64LS and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for 0°C to 70°C industrial systems.

**SN54LS138, SN54S138 ... J OR W PACKAGE
SN74LS138, SN74S138 ... J OR W PACKAGE
(TOP VIEW)**




**SN54S139, SN74S139 ... J OR W PACKAGE
SN74LS139 ... J OR W PACKAGE
(TOP VIEW)**



**TYPES SN54LS138, SN54S138, SN54LS139, SN54S139
SN74LS138, SN74S138, SN74LS139, SN74S139
DECODERS/DEMULTIPLEXERS**


functional block diagrams and logic



'L138, 'B138
FUNCTION TABLE

		INPUTS			OUTPUTS											
		ENABLE	SELECT		G1 G2*		B	A	Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7							
X	H	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H
H	L	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H
H	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H
H	L	H	L	H	H	H	H	H	H	H	L	H	H	H	H	H
H	L	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H
H	L	H	H	L	H	H	H	H	H	H	H	H	L	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

* $G2 = G2A + G2B$
H = high level, L = low level, X = irrelevant




'L139, 'S139
(EACH DECODER/DEMULTIPLEXER)
FUNCTION TABLE

		INPUTS			OUTPUTS											
		ENABLE	SELECT		G		B	A	Y0 Y1 Y2 Y3							
H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H
L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H

H = High level, L = Low level, X = irrelevant

schematics of inputs and outputs



TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75202

7-135

TYPES SN54LS138, SN54LS139, SN74LS138, SN74LS139, DECODERS/DEMULTIPLEXERS

REVISED OCTOBER 6, 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage ¹	7 V
Operating free-air temperature range: SN54LS138, SN54LS139 Circuits	-55°C to 125°C
SN74LS138, SN74LS139 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

PARAMETER	TEST CONDITIONS ¹	SN54LS138			SN74LS138			UNIT	
		SN54LS139		SN74LS139					
		MIN	TYPE	MAX	MIN	TYPE	MAX		
V _{IH} High-level input voltage		2		2			V		
V <sub il<="" sub=""> Low-level input voltage</sub>			0.7		0.8		V		
V <sub ic<="" sub=""> Input clamp voltage</sub>	V _{CC} = MIN, I _I = -10 mA		-1.5		-1.5		V		
V <sub oh<="" sub=""> High-level output voltage</sub>	V _{CC} = MIN, V _{II} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 μA	2.5	3.4	2.7	3.4		V		
V <sub ol<="" sub=""> Low-level output voltage</sub>	V _{CC} = MIN, V _{II} = 2 V, I _{OL} = 4 mA V _{IL} = V _{IL} max, I _{OL} = 6 mA	0.25	0.4	0.25	0.4	0.35	0.5	V	
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V		0.1		0.1		mA		
I _{II} High-level input current	V _{CC} = MAX, V _I = 2.7 V		20		20		μA		
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V		-0.4		-0.4		mA		
I _{OS} Short-circuit output current ²	V _{CC} = MAX	-6	-40	-5	-42		mA		
I _{CC} Supply current	V _{CC} = MAX, Outputs enabled and open	LS138 LS139	6.0	10	6.0	10	mA		

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

¹All typical values are at V_{CC} = 5 V, T_A = 25°C.
²Not more than one output should be shorted at a time.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SN54LS138		SN74LS138		UNIT
					SN54LS139		SN74LS139		
					MIN	TYPE	MAX	MIN	TYPE
I _{PLH}	Binary Select	Any	2	C _L = 15 pF, R _L = 2 kΩ, See Note 2	13	20	13	20	ns
I _{PLL}			3		27	41	22	33	ns
I _{PLH}			2		18	27	18	29	ns
I _{PLH}		Any	2		26	39	25	38	ns
I _{PLL}			3		12	18	16	24	ns
I _{PLH}			3		21	32	21	32	ns
I _{PLH}			2		17	26	17	26	ns
I _{PLL}			3		25	38	25	38	ns

¹I_{PLH} = propagation delay time, low-to-high level output; I_{PLL} = propagation delay time, high-to-low-level output.
NOTE 2: Load circuits and waveforms are shown on page 3-11.

TYPES SN54S138, SN54S139, SN74S138, SN74S139 DECODERS/DEMULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V			
Input voltage	5.5 V			
Operating free-air temperature range: SN54S138, SN54S139 Circuits	-55°C to 125°C			
SN74S138, SN74S139 Circuits	0°C to 70°C			
Storage temperature range	-65°C to 150°C			

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54S138		SN74S138		UNIT		
		MIN	NOM	MAX	MIN			
Supply voltage, V_{CC}		4.5	6	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-1		-1		mA	
Low-level output current, I_{OL}			20		20		mA	
Operating free-air temperature, T_A		-55	125	0	70		°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54S138		SN74S139		UNIT
		MIN	TYP ² MAX	MIN	TYP ² MAX	
V_{IH} High-level input voltage		7		2		V
V_{IL} Low-level input voltage			0.0		0.0	V
V_{ICL} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -10 \text{ mA}$		-1.2		-1.2	V
V_{OHI} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -1 \text{ mA}$	2.5	3.4	2.5	3.4	V
V_{OLI} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 20 \text{ mA}$	2.7	3.4	2.7	3.4	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$		1		1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$		50		50	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.5 \text{ V}$		-2		-2	mA
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$	-40	-100	-40	-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, Outputs enabled and open	43	74	60	90	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

²All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

³Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER ⁴	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SN54S138, SN74S139		UNIT
					MIN	TYP ⁵ MAX	
t_{PLH}	Binary select	Any	2	$C_L = 15 \text{ pF}$, $R_L = 250 \Omega$, See Note 3	4.5	7	5.75
			3		7	10.5	6.5-10
					7.5	12	7-12
	Enable	Any	2		11	12	11-12
			3		5	11	5-8
					7	11	6.5-10
					7	11	m

⁴ t_{PLH} propagation delay time, low-to-high level output

⁵ t_{PLH} propagation delay time, high-to-low level output


NOTE 3: Load circuits and waveforms are shown on page 3-10.

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEW)

DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS


153



See page 7-163

4-LINE TO 16-LINE DECODERS/D-MULTIPLEXERS

154




See page 7-171

DECODERS/DEMULTIPLEXERS


- DUAL 2 TO 4-LINE DECODER
- DUAL 1 TO 4-LINE DEMULTIPLEXER
- 2 TO 8-LINE DECODER
- 1 TO 8-LINE DEMULTIPLEXER

155 TOTEM-POLE OUTPUTS



156 OPEN-COLLECTOR OUTPUTS

See page 7-175



TTL
MSI

**TYPES SN54153, SN54L153, SN54LS153, SN54S153,
SN74153, SN74L153, SN74LS153, SN74S153**

DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DLS 7611052, DECEMBER 1972 - REVISED OCTOBER 1976


SN54153, SN54LS153, SN54S153 ... J OR W PACKAGE

SN74L153 ... J PACKAGE

SN54153, SN74L153, SN74LS153, SN74S153 ... D OR N PACKAGE

(TOP VIEW)

- Provides Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N lines to n lines)
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with Most TTL and DTL Circuits



TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIMES			TYPICAL POWER DISSIPATION
	FWD3	FROM	STROBE3	
'153	14 ns	17 ns	22 ns	160 mW
'L153	27 ns	34 ns	44 ns	50 mW
'LS153	14 ns	19 ns	22 ns	31 mW
'S153	6 ns	9.8 ns	12 ns	220 mW

Description

Each of these monolithic, data selectors/multiplexers contains buffers and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

FUNCTIONS TABLE							
SELECT INPUTS	DATA INPUTS			STROBE	OUTPUT		
R	A	C0	C1	C2	C3	G	V
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	H	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	H
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	H	L	H	H

Select inputs A and D are common to both sections.

H = High level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '153, 'L153, 'S153	5.5 V
'LS153	7 V
Operating free-air temperature range: SN54153, SN54LS153, SN54S153 Circuits	-55°C to 125°C
SN74153, SN74LS153, SN74S153 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.


TEXAS INSTRUMENTS
INCORPORATED
FEDERAL AVIATION ADMINISTRATION
TELEGRAMS

7-103






**TYPES SN54153, SN54L153, SN54LS153, SN54S153,
SN74153, SN74L153, SN74LS153, SN74S153**
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

REVISED OCTOBER 1976

functional block diagram



schematics of inputs and outputs



TYPES SN54153, SN74153
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MUXPLEXERS

recommended operating conditions

	SN54153			SN74153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.0	5	5.5	4.75	5	5.75	V
High-level output current, I_{OH}			-800		-800		μA
Low-level output current, I_{OL}			16		10		mA
Operating free-air temperature, T_A	-55	125	0	70			$^{\circ}C$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ^A	SN54153			SN74153			UNIT
		MIN	TYP ^E	MAX	MIN	TYP ^E	MAX	
V_{IH} High-level input voltage ^b		2		2				V
V_{IL} Low-level input voltage ^b				0.8			0.8	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.9 \text{ V}, I_{OL} = -500 \mu A$	2.4	3.4	2.4	3.4			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.9 \text{ V}, I_{OL} = 10 \text{ mA}$	0.2	0.4	0.2	0.4			V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		1				1	mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40				40	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6				-1.6	mA
I_{OS} Short-circuit output current ^b	$V_{CC} = \text{MAX}$	-20	-55	-10	-57			mA
I_{CCL} Supply current, output low	$V_{CC} = \text{MAX}$. See Note 2	30	62	30	60			mA

^AFor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^BAll typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$.

^bNot more than one output should be shorted at a time.

NOTE 2: I_{CCL} is measured with the outputs open and all inputs grounded.

switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER ¹	PROF ^A (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP ^E	MAX	UNIT
t_{PLH}	Data	Y	$C_L = 31 \text{ pF}, R_L = 4.5 \text{ k}\Omega$, See Note 3	12	18	ns	
t_{PHL}	Data	Y		15	22	ns	
t_{PLH}	Select	Y		22	34	ns	
t_{PHL}	Select	Y		22	34	ns	
t_{PLH}	Strobe	Y		10	30	ns	
t_{PHL}	Strobe	Y		10	23	ns	

¹ t_{PLH} = propagation delay time, low-to-high-level output

² t_{PHL} = propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

TYPES SN54L153, SN74L153
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MUXES

recommended operating conditions

	SN54L153			SN74L153			UNIT
	MIN	ROM	MAX	MIN	ROM	MAX	
Supply voltage, V _{CC}	4.5	5	6.5	4.75	5	5.25	V
High-level output current, I _{OH}			-400			-400	mA
Low-level output current, I _{OL}			0			0	mA
Operating free-air temperature, T _A	-65	125	0	70		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54L153			SN74L153			UNIT
		MIN	Typ	MAX	MIN	Typ	MAX	
V _{IH} High-level input voltage		-2		2			2	V
V <sub(il< sub=""> Low-level input voltage</sub(il<>				0.8			0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _O = -12 mA			-1.5			-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = 0.8V, I _{OH} = -600 μA	2.4	3.4		2.4	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = 0.8V, I _{OL} = 8 mA	0.2	0.4		0.2	0.4		V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{II} High-level input current	V _{CC} = MAX, V _I = 2.4 V			20			20	mA
I _{III} Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-0.8			-0.8	mA
I _{OG} Short-circuit output current ²	V _{CC} = MAX	-10	-20	-9	-20	-30	-30	mA
I _{OC} Supply current, output low	V _{CC} = MAX, See Note 2	18	28	18	30	30	30	mA

¹ Per conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

² All transient values are at V_{CC} = 5 V, T_A = 25°C.

Note: more than one output should be shorted at a time.

NOTE 2: I_{CCCL} is measured with the outputs open and all inputs grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ³	PROG INPUT	TO OUTPUT	TEST CONDITIONS	UNIT		
				MIN	Typ	MAX
I _{PLH}	Data	Y		24	35	ns
I _{PHL}	Data	Y		30	46	ns
I _{PLH}	Select	Y	C _L = 53 pF, R _L = 450 Ω, See Note 3	44	65	ns
I _{PHL}	Select	Y		44	65	ns
I _{PLH}	Strobe	Y		39	60	ns
I _{PHL}	Strobe	Y		30	46	ns

³ t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 2-10.

TYPES SN54LS153, SN74LS153
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MUXPLEXERS

REVISED OCTOBER 1976

recommended operating conditions

	SN54LS153			SN74LS153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}		-400			-400	-400	mA
Low-level output current, I_{OL}		4			8	8	mA
Operating free-air temperature, T_A	-65	125	0	70	70	°C	

selected characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER ¹	TEST CONDITIONS ²		SN54LS153			SN74LS153			UNIT
	MIN	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
I_{IH} , High-level input voltage			2		2				V
V_{IL} , Low-level input voltage				0.7		0.8			V
V_{IK} , Input clamping voltage				-1.5		-1.5			V
V_{OH} , High-level output voltage ³	$V_{CC} = 5V_0$, $I_I = -10\text{ mA}$		2.5	3.4		2.7	3.4		V
V_{OL} , Low-level output voltage ³	$V_{CC} = V_{IL}$, $V_{IH} = 2\text{ V}$, $V_{IL} = V_{L}$, max, $I_{OH} = -400\text{ }\mu\text{A}$		$ I_{OL} = 4\text{ mA}$	0.25	0.4	0.25	0.4		V
I_{IH} , Input current at midrange input voltage	$V_{CC} = 5V_0$, $V_I = 7\text{ V}$			0.1		0.1			mA
I_{IH} , High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7\text{ V}$			-20		20			μA
I_{IL} , Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4\text{ V}$			-0.4		-0.4			mA
I_{GS} , Characturist output current ⁴	$V_{CC} = \text{MAX}$		-20	-100	-20	-100			mA
I_{CC1} , Supply current, output low	$V_{CC} = \text{MAX}$, See Note 2			0.2	10	6.2	10		mA

¹For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

²All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

³Not more than one output should be connected at a time and duration of short circuit should not exceed one second.

⁴NOTE 2: I_{CC1} is measured with the output open and all inputs grounded.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER ¹	PROG (INPUT)	TO (OUTPUT)	TEST CONDITIONS			MIN	TYP	MAX	UNIT
			CL = 10 pF, $R_L = 2\text{ k}\Omega$, See Note 4						
t_{PLH}	Data	Y				10	15	ns	
t_{PHL}	Data	Y				17	20	ns	
t_{PLH}	Select	Y				19	20	ns	
t_{PHL}	Select	Y				25	30	ns	
t_{PLH}	Scratches	Y				ns	20	ns	
t_{PHL}	Scratches	Y				21	32	ns	

¹ t_{PLH} is propagation delay time, low-to-high-level output

² t_{PHL} is propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown on page 3-71.

TEXAS INSTRUMENTS
 INCORPORATED
 PO BOX 5012 • DALLAS, TEXAS 75222

2-188

TYPES SN54S153, SN74S153 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MUXES

recommended operating conditions

	SN54S153			SN74S153			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5.5	6.75	5	6.25	8	V
High-level output current, I _{OH}			-1			-1	mA
Low-level output current, I _{OL}			20			20	mA
Operating free-air temperature, T _A	-65	125	0	70	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹		MIN	TYP ²	MAX	UNIT
	V _{CC} = MIN	V _{CC} = MAX				
V _{H1} High-level input voltage	V _{CC} = MIN, I _I = 15 mA		3	5	7	V
V _{L1} Low-level input voltage	V _{CC} = MAX, I _I = 15 mA		-0.6	-0.8	-1.2	V
V _{I1} Input clamping voltage	V _{CC} = MIN, I _I = 15 mA		-1.2	-1.5	-2.0	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _I = 2 V, Series 54S	2.1	3.4	5	7	V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _I = 2 V, Series 74S	2.7	3.3	4.0	5.5	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1	1.5	2	mA
I _{H1} High-level input current	V _{CC} = MAX, V _I = 2.7 V		10	15	20	μA
I _{L1} Low-level input current	V _{CC} = MAX, V _I = 0.6 V		-2	-3	-5	mA
I _{OS} Short circuit output current ³	V _{CC} = MAX		-40	-100	-200	mA
I _{COL} Supply current, low level output	V _{CC} = MAX, Series 74S	65	70	80	90	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³No more than one output should be shorted at a time and duration of short circuit should not exceed one second.

NOTE 2: (COL) is measured with the outputs open and all inputs grounded.

54S
74S

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETERS	INPUT ¹	TO ² OUTPUT ³	TEST CONDITIONS ⁴	TEST CONDITIONS			
				MIN	TYP	MAX	UNIT
I _{PLH}	Data	Y		8	9	11	nA
I _{PHL}	Data	Y		9	10	12	nA
I _{PLH}	Select	Y		11.5	15	18	nA
I _{PHL}	Select	Y	CL = 15 pF, R _L = 280 Ω, See Note 3	12	15	18	nA
I _{PLH}	Stretch	Y		10	15	18	nA
I _{PHL}	Strobe	Y		9	13.5	18	nA

¹t_{PLH} = preparation delay time, low-to-high-level output

²t_{PHL} = preparation delay time, high-to-low-level output

³NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS


PIN ASSIGNMENTS (TOP VIEW)

QUAD 3-TO 1-LINE DATA SELECTOR/MULTIPLEXERS

157 NONINVERTED DATA OUTPUTS

158 INVERTED DATA OUTPUTS

See page 7-151




DATA INPUT DATA OUTPUT
DS254157 (J, W) SN74157 (J, N)
EAS254157 (J) SN74L157 (J, N)
DS254157 (J, W) SN74LS157 (J, N)
DS254157 (J, W) SN54157 (J, N)
EAS254157 (J, W) SN74LS157 (J, N)
DS254158 (J, W) SN7425158 (J, N)

4-TO 16-LINE DECODERS/DEMULTIPLEXERS

159 OPEN-COLLECTOR OUTPUTS

See page 7-153



DS254169 (J, W) SN74169 (J, N)

SYNCHRONOUS 4-BIT COUNTERS


160 DECADE, DIRECT CLEAR

181 BINARY, DIRECT CLEAR

162 DECADE, SYNCHRONOUS CLEAR

163 BINARY, SYNCHRONOUS CLEAR

See page 7-150



DS254160 (J, W) SN74160 (J, N)
EAS254160 (J) SN74LS160A (J, N)
DS254181 (J, W) SN74181 (J, N)
EAS254181 (J) SN74LS181A (J, N)
DS254162 (J, W) SN74162 (J, N)
EAS254162 (J) SN74LS162A (J, N)
DS254163 (J, W) SN74163 (J, N)
EAS254163 (J) SN74LS163A (J, N)
DS254183 (J, W) SN74183 (J, N)
EAS254183 (J) SN74LS183A (J, N)
DS2545163 (J, W) SN748163 (J, N)
EAS2545163 (J) SN748163 (J, N)

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5010 • DALLAS, TEXAS 75222

**TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A,
SN54S162, SN54S163, SN74160 THRU SN74163,
SN74LS160A THRU SN74LS163A, SN74S162, SN74S163**

**TL
MSI**


BULLETIN NO. D-1027-AE OF CIRCUIT PARTS, REVISED AUGUST 1968

'160, '161, 'LS160A, 'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR
'162, '163, 'LS162A, 'LS163A, 'S162, 'S163 . . . FULLY SYNCHRONOUS COUNTERS

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

SERIES 54*, 54LS*, 54S* . . . J OR M PACKAGE
SERIES 74*, 74LS*, 74S* . . . J OR M PACKAGE

(TOP VIEW)



Inputs: See description

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160, '162, 'LS160A, 'LS162A, and 'S162 are decade counters and the '161, '163, 'LS161A, 'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (nophase) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161, 'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162, '163, 'LS162A, 'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and Input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.

'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or clear) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the established setup and hold times.


The 'LS160A thru 'LS163A are completely new designs. Compared to the original 'LS160 thru 'LS163, they feature 0-nanosecond minimum hold time and reduced input currents (I_H and I_L).

TYPES SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

functional block diagrams


SN5416A, SN74163 SYNCHRONOUS BINARY COUNTERS

SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160.



SN54160, SN74162 SYNCHRONOUS DECIMAL COUNTERS

SN54162, SN74162 synchronous decimal counters are similar; however, the clear is synchronous as shown for the SN54160.



**TYPES SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A
SYNCHRONOUS 4-BIT COUNTERS**


functional block diagram

**SN54LS160A, SN74LS160A SYNCHRONOUS
DECADE COUNTERS**

SN54LS160A, SN74LS160A, synchronous decade counters are similar; however, the clear is synchronous as shown for the SN54LS160A. SN74LS160A decade counters are at right.

**SN54LS163A, SN74LS163A SYNCHRONOUS
BINARY COUNTERS**

SN54LS163A, SN74LS163A, synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54LS163A. SN74LS163A decade counters are at left.



TYPES SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

REVISED OCTOBER 1976

functional block diagrams

FIGURE 1. SN54S162/SN74S162 SYNCHRONOUS BINARY COUNTERS





FIGURE 2. SN54S163/SN74S163 SYNCHRONOUS DECADE COUNTERS



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5018 • DALLAS, TEXAS 75222

7-103


**TYPES SN54160, SN54162, SN54LS160A, SN54LS162A, SN54S162,
SN74160, SN74162, SN74LS160A, SN74LS162A, SN74S162**

'160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

(Illustrated below is the following sequence:

1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A, and 'S162 are synchronous)
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit




**TYPES SN54161, SN54163, SN54LS161A, SN54LS163A, SN54S163,
SN74161, SN74163, SN74LS161A, SN74LS163A, SN74S163
SYNCHRONOUS 4-BIT COUNTERS**

'161, 'LS161A, '163, LS163A, S163 BINARY COUNTERS

Typical clear, preset, count, and inhibit sequences:

- Illustrated below is the following sequence:
1. Clear outputs to zero ('161 and 'LS161A are synchronous; '163, 'LS163A, and S163 are asynchronous)
 2. Preset to binary twelve
 3. Count to thirteen, fourteen fifteen, zero, one, and two
 4. Inhibit




TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-163

TYPES SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Intermittent voltage (see Note 2)	5.5 V
Operating free air temperature range: SN54* Circuits	-65°C to 125°C
SN74* Circuits	0°C to 70°C
Storage temperature range	-65°C to 160°C

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.

2. This is the voltage between two initiators of a multiple emitter transition. For sense circuits, this rating applies to both the count enable inputs P and T.

recommended operating conditions

	SN54160, SN54163	SN74160, SN74163	UNIT
Supply voltage, V_{CC}	4.5	5	5.5
High-level output current, I_{OH}	-400	4.75	5.25
Low-level output current, I_{OL}	16	16	mA
Clock frequency, f_{clock}	0	25	26
Width of clock pulse, t_{clock}	2%	75	ns
Width of clear pulse, t_{clear}	20	20	ns
Data Inputs A, B, C, D			
Setup time, t_{su} (see Figures 1 and 2)	20	20	ns
Enable P	20	20	ns
Load	25	25	ns
Clear	20	20	ns
Hold time at any input, t_h	0	0	ns
Operating freeair temperature, T_A	-55	125	70 °C

*This applies only for '162 and '163, which have synchronous clear inputs.

TYPES SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER ¹	TEST CONDITIONS ²	SN54160, SN54161			SN74160, SN74161			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V _H	High-level input voltage	2		2				V
V _L	Low-level input voltage		0.8			0.8		V
V _I	Input clamp voltage			-1.5			-1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _I = -12 mA			V _{CC} = MIN, V _I = 2 V	24	34	V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _I = 2 V, V _I = 0.9 V, I _O = -600 μ A	0.2	0.4	V _{CC} = MAX, V _I = 5.5 V	24	34	V
I _H	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			I _H	1	1	mA
I _{HH}	High-level input current	V _{CC} = MAX, V _I = 2.4 V			I _H	20	20	mA
I _{HI}	Clock or enable T				I _H	40	40	mA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			I _H	-3.2	-3.2	mA
I _{OS}	Short-circuit output current ³	V _{CC} = MAX	-20	-57	I _{OS}	-18	-57	mA
I _{CH}	Supply current, all outputs high	V _{CC} = MAX, See Note 3	59	65	I _{CH}	53	64	mA
I _{CL}	Supply current, all outputs low	V _{CC} = MAX, See Note 4	63	91	I _{CL}	63	101	mA

¹For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Notes more than one output should be shorted at a time.

NOTES: 3. I_{CH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. I_{CL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS ²	MIN	TYP	MAX	UNIT
t _{max}				25	32		ns
t _{PLH}	Clock	Ripple carry		23	36		ns
t _{PHL}	Clock	Any Q		23	35		ns
t _{PLH}	(load input high)	Q	C _L = 15 pF, R _L = 400 Ω , See Figures 1 and 2 and Notes 5 and 6	13	20		ns
t _{PLH}	Clock	Any Q		16	23		ns
t _{PHL}	(load input low)	Q		17	25		ns
t _{PLH}	Enable T	Ripple carry		18	23		ns
t _{PLH}	Clear	Any Q		11	16		ns
t _{PLH}				11	18		ns
				26	30		ns

t_{max}: Maximum clock frequency

t_{PLH}: Propagation delay time, low-to-high level output


t_{PHL}: Propagation delay time, high-to-low level output

NOTES: 5. Load circuit is shown on page 3-10.

6. Propagation delay for clearing is measured from the clear input for the '160 and '161 or from the clock input transition for the '162 and '163.

**TYPES SN54LS160A, THRU SN54LS163A, SN74LS160A, THRU SN74LS163A,
SYNCHRONOUS 4-BIT COUNTERS**

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 7)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS* Circuits	-55°C to 125°C
SN74LS* Circuits	0°C to 70°C
Storage temperature range	-63°C to 150°C

NOTE 7: Voltage values are with respect to network ground terminal.

recommended operating conditions

	EN54LS*	SN74LS*	UNIT				
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}				-400		-400	μA
Low-level output current, I_{OL}				4		8	mA
Clock frequency, f_{clock}	0	25	0	0	25	0	MHz
Width of clock pulse, t_{Wclock}	25			25			ns
Width of clear pulse, t_{Wclear}	20			20			ns
Setup time, t_{SU} (see Figures 1 and 2)	Data inputs A, B, C, D	20		20			
	Enable P or T	20		20			
	Load	20		20			m
	Clear ^a	20		20			
Hold time at any input, t_h	0			0			m
Operating free-air temperature, T_A	-65		125	0	70	70	°C

^a This applies only for 'LS162 and 'LS163, which have synchronous clear inputs.

TYPES SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54LS ²		SN74LS ²		UNIT
		MIN	Typ	MAX	MIN	
V _H High-level input voltage		2		2		V
V _L Low-level input voltage ³			0.7		0.8	V
V _{IL} Input clamp voltage			-1.5		-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN., I _O = -10 mA					
	V _{CC} = MIN., V _{IH} = 2 V, V _{IL} = V _{IL} max., I _{OL} = -400 μ A	2.5	3.4	2.7	3.4	V
V _{OL} Low-level output voltage	V _{CC} = MIN., V _{IH} = 2 V, V _{IL} = V _{IL} max.	0.25	0.4	0.25	0.4	V
	V _{CC} = MIN., V _{IH} = 2 V, V _{IL} = 0 mA			0.35	0.6	
I _I Input current at maximum input voltage	Data or enable P		0.1		0.1	
	Load, clock, or enable T		0.2		0.2	
	Clear (LS160A, LS161A)	V _{CC} = MAX., V _I = 7 V	0.1		0.1	
	Clear (LS162A, LS163A)		0.2		0.2	
I _{IH} High-level input current	Data or enable P		20		20	
	Load, clock, or enable T	V _{CC} = MAX., V _I = 2.7 V	40		40	
	Clear (LS160A, LS161A)		20		20	
	Clear (LS162A, LS163A)		40		40	
I _{IL} Low-level input current	Data or enable P		-0.4		-0.4	
	Load, clock, or enable T	V _{CC} = MAX., V _I = 0.4 V	-0.0		-0.0	
	Clear (LS160A, LS161A)		-0.4		-0.4	
	Clear (LS162A, LS163A)		-0.8		-0.8	
I _{OS} Short-circuit output current ⁴	V _{CC} = MAX.	-20	-100	-20	-100	mA
I _{CCH} Supply current, all outputs high	V _{CC} = MAX., See Note 3	18	31	18	31	mA
I _{CCL} Supply current, all outputs low	V _{CC} = MAX., See Note 4	10	32	10	32	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time, and duration of the short-circuits should not exceed one second.

⁴NOTES: 2. I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	Typ	MAX	UNIT
f _{max}				25	32		MHz
t _{PLH}	Clock	Hippl. carry		20	35		ns
t _{PHL}	Clock	Any	C _L = 15 pF, R _L = 2 k Ω ,	18	35		ns
t _{PLH}	(load input high)	Q	See Figures 1 and 2 and Notes B and D	13	24		ns
t _{PHL}	Clock	Any		18	27		ns
t _{PLH}	(load input low)	Q		18	27		ns
t _{PLH}	Enable T	Hippl. carry		9	14		ns
t _{PHL}	Clear	Any Q		20	29		ns

¹t_{max} = Maximum clock frequency

²t_{PLH} = propagation delay time, low-to-high level output

³t_{PHL} = propagation delay time, high-to-low level output.

NOTES: B. Load circuit is shown on page 3-11.

B. Propagation delay for clearing it measured from the clear input for the 'LS162A and 'LS163A or from the clock transition for the 'LS162A and 'LS163A.

TEXAS INSTRUMENTS

INTEGRATED CIRCUITS


POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-188

TYPES SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

REVISED AUGUST 1977

Schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5.5 V
Intercapacitor voltage (see Note 2)	-55°C to 125°C
Operating free-air temperature range: SN54S162, SN54S163 (see Note 10) SN74S162, SN74S163	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	SN54S162, SN54S163			SN74S162, SN74S163			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	6.25	V
High-level output current, I _{OL}			-1			-1	mA
Low-level output current, I _{OL}			20			20	mA
Clock frequency, f _{clock}	0	40		0	40		MHz
Width of clock pulse, t _W (clock) (high or low)	10		ns	10		ns	
Width of clear pulse, t _W (clear)	10		ns	10		ns	
Setup time, t _{SU} (see Figure 4)							
Data inputs, A, B, C, D	4		4				
Enable P or T	12		12				
Load	14		14				ns
Clear	14		14				
Load inactive-time	12		12				
Clear inactive-time	12		12				
Release time, t _R (see Figure 4)							
Enable P or T			4		4		ns
Data inputs A, B, C, D	3		3				
Load	0		0				ns
Clear	0		0				
Operating free-air temperature, T _A (see Note 10)							
	-65		125	0	70		°C

- NOTES: 1. Voltage values, except intercapacitor voltage, are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the clock and enable inputs P or T.
10. An SN54S163 or SN74S163 in the W package operating at free-air temperatures above 61°C requires a heat sink that provides thermal resistance from case to free-air, R_{CA}, of not more than 26°C/W.

TYPES SN54S162, SN54S163, SN74S162, SN74S163
SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54S162		SN74S162		UNIT	
		MIN	TYP	MAX	MIN		
V _H	High-level input voltage			2	2	V	
V _L	Low-level input voltage			0.8	0.8	V	
V _I	Input clamp voltage	V _{CC} = MIN, I _I = -10 mA		-1.2	-1.2	V	
V _{OH}	High-level output voltage	V _{CC} = MIN, V _I = 2 V, V _{IL} = 0.8 V, I _{OH} = 1 mA	2.5	3.4	2.7	3.4	V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _I = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA	0.5	0.5	0.5	V	
I _I	Input current at maximum input voltage ²	V _{CC} = MAX, V _I = 5.6 V		1	1	mA	
I _{HH}	High-level input current ³	Enable T Other inputs	V _{CC} = MAX, V _I = 2.7 V	100	100	mA	
I _{HL}	Low-level input current ³	Enable T Other inputs	V _{CC} = MAX, V _I = 0.5 V	50	50	mA	
I _{OS}	Short-circuit output current ⁴	V _{CC} = MAX	-40	-100	-40	-100	mA
I _{CC}	Supply current	V _{CC} = MAX	95	160	95	160	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	UNIT		
				FOR	TYP	MAX
f _{max}				40	70	MHz
t _{PLH}	Clock	Flip-flop carry	C _L = 15 pF, R _L = 250 Ω,	14	25	ns
t _{PHL}	Clock	And ₄ 0	See Figures 1, 3, and 4 and Note 5	17	25	ns
t _{PLH}	Enable T	Flip-flop carry	None	8	16	ns
t _{PHL}	Enable T	None	None	10	15	ns
t _{PLH}				10	15	ns
t _{PHL}				10	15	ns

⁴t_{max} = maximum short-circuit frequency

⁵t_{PLH} = propagation delay time, low-to-high level output

⁶t_{PHL} = propagation delay time, high-to-low level output

NOTE 5: Load circuit is shown on page 3-10.


TEXAS INSTRUMENTS

INTEGRATED CIRCUITS
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-28

**TYPES SN54160 THRU SN54163, SN54LS160A, THRU SN54LS163A,
 SN54S162, SN54S163, SN74160 THRU SN74163,
 SN74LS160A THRU SN74LS163A, SN74S162, SN74S163
 SYNCHRONOUS 4-BIT COUNTERS**

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

- NOTES:**
- A. The input pulses are supplied by a generator having the following characteristics: $PRF \leq 1$ MHz, duty cycle $\leq 50\%$, $Z_{out} \approx 50 \Omega$; for '160 thru '163, $t_r \leq 10$ ns, $t_f \leq 10$ ns; for 'LS160A thru 'LS163A, $t_r \leq 18$ ns, $t_f \leq 6$ ns; and for 'S162, 'S163, $t_r \leq 2.0$ ns, $t_f \leq 2.6$ ns. Very PRF to measure t_{max} .
 - B. Outputs Q_2 and carry are tested at t_{ref1} sp. for '160, '162, 'LS160A, 'LS162A and 'S162, and at t_{ref1} lg for '161, '163, 'LS161A, 'LS163A, and 'S163, where t_b is the bit time when all outputs are low.
 - C. For '160 thru '163, 'S162, and 'S163, $V_{ref} = 1.6$ V; for 'LS160A thru 'LS163A, $V_{ref} = 1.3$ V.

FIGURE 1-SWITCHING TIMES

**TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A,
SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A
SYNCHRONOUS 4-BIT COUNTERS**





FIGURE 2-SWITCHING TIMES

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75226

7-203


**TYPES SN54S162, SN54S163, SN74S162, SN74S163
SYNCHRONOUS 4-BIT COUNTERS**

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \leq 2.5$ ns, $t_i \leq 2.5$ ns, PRR ≤ 1 nsec, duty cycle $\leq 50\%$, $Z_{out} = 50$ Ω.
 B. tPLH and tPHL from enable T input to carry output assume that the counter is at its minimum load (10A and 0Ω input to S162, all other inputs high for S163).

FIGURE 3—PROPAGATION DELAY TIMES FROM ENABLE T INPUT TO CARRY OUTPUT




NOTE: A. The input pulses are supplied by generators having the following characteristics: $t_f \leq 2.5$ ns, $t_i \leq 2.5$ ns, PRR ≤ 1 nsec, duty cycle $\leq 50\%$, $Z_{out} = 50$ Ω.

FIGURE 4—PULSE WIDTHS, SETUP TIMES, HOLD TIMES, AND RELEASE TIME

**TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163,
SN54S162, SN54S163, SN74160 THRU SN74163,
SN74LS160A THRU SN74LS163A, N74S162, SN74S163
SYNCHRONOUS 4-BIT COUNTERS**

TYPICAL APPLICATION DATA

TO MORE
SIGNIFICANT
STAGES



TEXAS INSTRUMENTS
TECHNICAL INFORMATION
1970 EDITION
PRINTED ON ONE SIDE
OF SHEET

7-3


64/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

241 NONINVERTED 3STATE OUTPUTS


See page 6-32



QUADRUPLE BUS TRANSCIVERS

242 INVERTED 3STATE OUTPUTS


See page 6-37



QUADRUPLE BUS TRANSCIVERS

243 NONINVERTED 3STATE OUTPUTS


See page 6-37



OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

244 NONINVERTED 3STATE OUTPUTS

See page 6-33



TEXAS INSTRUMENTS

INCORPORATED

POST OFFICE BOX 5014 • DALLAS, TEXAS 75222

66

TYPES SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

	Typical I _{OL} (Sink) Current	Typical I _{OH} (Source) Current	Typical Preparation Delay Times	Inverting	Noninverting	Typical Enable/ Disable Times	Inverting	Noninverting	Typical Power Dissipation (Enabled)
SN54LS*	12 mA	-12 mA	10.5 ns	12 ns	10 ns	130 mV	125 mV		
SN74LS*	24 mA	-15 mA	10.5 ns	12 ns	10 ns	130 mV	135 mV		
SN54S*	46 ...	-12 mA	4.5 ns	8 ns	9 ns	450 mV	533 mV		
SN74S*	64 mA	-15 mA	4.5 ns	6 ns	9 ns	450 mV	533 mV		


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins

Description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical G (active-low output control) inputs, and complementary G and Q inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise-margin. The SN74LS* and SN74S* can be used to drive terminated lines down to 133 ohms.


Schematics of inputs and outputs

'LS240, 'LS241, 'LS244




SN54LS240, SN54S240 ... J

SN74LS240, SN74S240 ... J OR N




SN54LS241, SN54S241 ... J

SN74LS241, SN74S241 ... J OR N



SN54LS244 ... J

SN74LS244 ... J



**TYPES SN54LS240, SN54LS241, SN54LS244,
SN74LS240, SN74LS241, SN74LS244
BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

recommended operating conditions

PARAMETER	TEST CONDITIONS ¹	SN54LS ²			SN74LS ²			UNIT ³
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC} (see Note 1)		4.5	5	5.5	4.75	5	5.75	V
High-level output current, I _{OH}		-	-	-17	-	-	-15	mA
Low-level output current, I _{OL}		-	-	-17	-	-	-24	mA
Operating free-air temperature, T _A		-65	-	125	0	-	70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54LS ²			SN74LS ²			UNIT ³
		MIN	TYP ⁴	MAX	MIN	TYP ⁴	MAX	
V _{IH} High-level input voltage		2	-	-	2	-	-	V
V _{IL} Low-level input voltage		-	-	0.7	-	0.8	-	V
V _{IK} Input clamp voltage	V _{CC} = 3.3V ₂ , I _I = -10 mA	-	-	-15	-	-15	-	V
Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN	0.2	0.4	-	0.2	0.4	-	V
V _{DH} High-level output voltage	V _{CC} = MIN, V _{IL} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -3 mA	2.4	3.4	-	2.4	3.4	-	V
V _{DL} Low-level output voltage	V _{CC} = MIN, V _{IL} = 2 V, V _{IL} = V _{IL} max	-	2	-	2	-	-	V
I _{OZH} Off-state output current, high-level voltage applied	V _{CC} = MAX, V _D = 2.7 V	-	-	20	-	20	-	mA
I _{OZL} Off-state output current, low-level voltage applied	V _{CC} = 2 V, V _{IL} = V _{IL} max	-	-	-20	-	-20	-	mA
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V	-	0.1	-	0.1	-	0.1	mA
I _{IPH} High-level input current, any input	V _{CC} = MAX, V _I = 2.7 V	-	-	20	-	20	-	mA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V	-	-	-0.2	-	-0.2	-	mA
I _{OS} Short-circuit output current ⁵	V _{CC} = MAX	-40	-	-225	-40	-	-225	mA
I _{CC} Supply current	Outputs high	All	13	23	13	23	-	-
	Outputs low	'LS240	26	44	26	44	-	-
	All outputs disabled	'LS241, 'LS244	37	40	27	48	-	-
'LS240	All	29	50	29	50	-	-	mA
	'LS241, 'LS244	32	54	32	54	-	-	mA

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	'LS240			'LS241, 'LS244			UNIT ³
		MIN	TYP	MAX	MIN	TYP	MAX	
I _{PLH} Propagation delay time, low-to-high-level output	C _L = 45 pF, R _L = 667 Ω, See Note 2	-	9	14	12	18	-	ns
I _{PHL} Propagation delay time, high-to-low-level output		-	12	18	12	18	-	ns
I _{PZL} Output disable time to low-level		-	20	30	20	30	-	ns
I _{PPH} Output enable time to high-level		-	15	23	15	23	-	ns
I _{PZL} Output disable time from low-level	C _L = 6 pF, R _L = 667 Ω, See Note 2	-	15	20	15	25	-	ns
I _{PHZ} Output disable time from high level		-	10	18	10	18	-	ns

NOTE 2: Load circuit and voltage waveforms are shown on page 3-11.

TYPES SN54S240, SN54S241, SN74S240, SN74S241
BUFFERS/LINE DRIVERS/LINE RECEIVERS WITH 3-STATE OUTPUTS

REVISED AUGUST 1977

recommended operating conditions

PARAMETER	TEST CONDITIONS	SN54S*		SN74S*		UNIT
		MIN	MAX	MIN	MAX	
Supply voltage, V_{CC} (see Note 1)		4.5	5.5	4.75	5.5	V
High-level output current, I_{OH}		-	-12	-	-15	mA
Low-level output current, I_{OL}		-	40	-	64	mA
Operating free-air temperature, T_A (see Note 3)		-55	125	0	70	°C

NOTE: 1. Voltage values are with respect to common ground terminal.
 3. An SN54S241 operating at free-air temperature above 118°C requires a heat sink that provides a thermal resistance from case to free-air, $R_{th(A)}$, of no more than 40°C/W.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T240		T241		UNIT
		MIN	TYPE MAX	MIN	TYPE MAX	
V_{IH} High-level input voltage		-	2	-	2	V
V_{IL} Low-level input voltage		-	0.8	-	0.8	V
V_{IH} Input clamping voltage	$V_{CC} = 5VH$, $I_I = -18$ mA	-	-1.2	-	-1.2	V
Hysteresis ($V_{T+} - V_{T-}$)	$V_{CC} = 5VH$	0.2	0.4	0.2	0.4	V
V_{IH} SN74S*	$V_{CC} = \text{MIN}$, $V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $I_{OL} = 1$ mA	2.7	2.7	-	-	V
V_{IH} SN54S* and SN74S*	$V_{CC} = \text{MIN}$, $V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $I_{OL} = 3$ mA	2.4	3.4	2.4	3.4	
V_{IH} SN54S* and SN74S*	$V_{CC} = \text{MIN}$, $V_{IH} = 2$ V, $V_{IL} = 0.5$ V, $I_{OL} = 1$ mA	2	2	-	-	
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $I_{OL} = \text{MAX}$	-	0.65	-	0.65	V
I_{OZL} Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$, $V_{IH} = 2.4$ V	-	50	-	50	μA
I_{OZL} Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}$, $V_{IH} = 2$ V, $V_{IL} = 0.0$ V	-	-50	-	-50	μA
I_{II} Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5$ V	-	1	-	1	mA
I_{IH} High-level input current, any input	$V_{CC} = \text{MAX}$, $V_I = 2.7$ V	-	50	-	50	μA
I_{IL} Low-level input current	Any A Any G	$V_{CC} = \text{MAX}$, $V_I = 0.8$ V	-400	-	-400	μA
I_{IG} Short-circuit output current*		-2	-2	-	-2	mA
I_{OC} Supply current	Outputs high Outputs low Outputs open Outputs shorted	SN54S* SN74S* SN54S* SN74S* SN54S* SN74S*	80 123 80 135 100 145 100 150 100 145 100 150	05 137 05 150 120 170 120 180 120 170 120 180	-	mA

* At constant current as SN54S or MAX, use the appropriate value specified under recommended operating conditions.

** Typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

** No more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	T240		T241		UNIT
		MIN	TYPE MAX	MIN	TYPE MAX	
t_{PHL} Propagation delay time, low-to-high-level output	$C_L = 50$ pF, $R_L = 20$ Ω, See Note 4	4.5	7	6	9	ns
t_{PLH} Propagation delay time, high-to-low-level output	$C_L = 50$ pF, $R_L = 20$ Ω, See Note 4	4.5	7	6	9	ns
t_{PDH} Output enable time to low level		10	15	10	15	ns
t_{PDL} Output enable time to high level		6.5	10	6	12	ns
t_{ODH} Output disable time from low level	$C_L = 50$ pF, $R_L = 20$ Ω, See Note 4	10	15	10	15	ns
t_{ODL} Output disable time from high level		6	9	6	9	ns

Note 4: Load circuit and voltage waveforms are shown on page 3-10.



TEXAS INSTRUMENTS
 INCORPORATED

1977 OFFICE 9001 VENUE • DALLAS, TEXAS 75201


628

**TYPES: SN54LS240, SN54LS241,
SN54LS244, SN54S240, SN54S241, SN74LS240,
SN74LS241, SN74LS244, SN74S240, SN74S241**

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS



SYSTEM ADDRESS MEMORY ADDRESS BUS
SYSTEM ADDRESS MEMORY ADDRESS BUS DRIVEN—4-SAT
CONFIGURATION CAN BE APPLIED TO HANDLE BINARY ON ECL



INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS
IN A SINGLE PACKAGE


54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

OCTAL 8-INPUT TRANCEIVERS

245 NONINVERTED 3-STATE OUTPUTS

See page 7-349




ER054LS245 (J) SN74LS245 (J, N)

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

246 ACTIVE-LOW, OPEN-COLLECTOR, 35-V OUTPUTS

247 ACTIVE-LOW, OPEN-COLLECTOR, 16-V OUTPUTS

See page 7-351




SN54246 (J, W) SN74246 (J, N)
SN54247 (J, W) SN74247 (J, N)
SN54LS247 (J, W) SN74LS247 (J, N)

BCD-TO-SEVEN-SEGMENT DECODES/DRIVERS

248 INTERNAL PULL-UP OUTPUTS

249 OPEN-COLLECTOR OUTPUTS

See page 7-351




SN54240 (J, W) SN74240 (J, N)
SN54LS248 (J, W) SN74LS248 (J, N)
SN54249 (J, W) SN74249 (J, N)
SN54LS249 (J, W) SN74LS249 (J, N)

DATA SELECTORS/MULTIPLEXERS

251 TRUE AND INVERTED 3-STATE OUTPUTS

See page 7-352



SN54251 (J, W) SN74251 (J, N)
SN54LS251 (J, W) SN74LS251 (J, N)
SN54S251 (J, W) SN74S251 (J, N)


TTL
MSI

TYPES SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7712471, OCTOBER 1976—REVISED AUGUST 1977

- Bi-directional Bus Transceiver in a High-Density 20-Pin Package
- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs Reduce D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times, Port-to-Port . . . 8 ns
- Typical Enable/Disable Times . . . 12 ns

SN54LS245 . . . J PACKAGE
SN74LS245 . . . J OR N PACKAGE
(TOP VIEW)



TYPE	I _{OL} DRIVE	I _{OL} CURRENT	I _{OD} DRIVE	I _{OD} CURRENT
SN54LS245	12 mA	—12 mA	—	—
SN74LS245	24 mA	—16 mA	—	—


Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (D1H) input. The enable input (G) can be used to disable the device so that the buses are effectively isolated.

The SN54LS245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS245 is characterized for operation from 0°C to 70°C.

Schematics of Inputs and Outputs



FUNCTION TABLE

ENABLE Z	DIRECTION CONTROL D1H	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

H = High level, L = Low level, X = irrelevant

Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7V
Input voltage	7V
Operating free-air temperature range: SN54LS245	-55°C to 125°C
SN74LS245	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5204 • DALLAS, TEXAS 75222

-738-

TYPES SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

REVISED AUGUST 1977

recommended operating conditions

PARAMETER	SN54LS245			SN74LS245			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}				-12		-15	mA
Low-level output current, I _{OL}				12		24	mA
Operating free-air temperature, T _A	-65	125	0	70		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹		SN54LS245		SN74LS245		UNIT
	MIN	TYP ²	MAX	MIN	TYP	MAX	
V _{IH} High-level input voltage				2		2	V
V _{IL} Low-level input voltage				0.7		0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN,	I _I = -10 mA		-1.5		-1.5	V
Hysteresis (V _{T+} - V _{T-})A or B input	V _{CC} = MIN,		0.2 0.4	0.2	0.4	0.4	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OH} = -3 mA	2.4 3.4	2.4	3.4	3.4	V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 12 mA		0.4		0.4	V
I _{OZH} Off-state output current, high-level voltage applied	V _{CC} = MAX, G at 2 V	V _O = 2.7 V		10		10	mA
I _{OZL} Off-state output current, low-level voltage applied		V _O = 0.4 V		-200		-200	mA
I _I Input current at maximum input voltage	A or B DIN or G	V _I = 0.5 V V _I = 7 V		0.1		0.1	mA
I _{II} High-level input current	V _{CC} = MAX,	V _{IH} = 2.7 V		20		20	pA
I _{IL} Low-level input current	V _{CC} = MAX,	V _{IL} = 0.4 V		-0.2		-0.2	pA
I _{OS} Short-circuit output current ³	V _{CC} = MAX		-40	-225	-40	-225	mA
I _{CC} Supply current	Total, outputs high Total, outputs low Outputs at HI-Z	V _{CC} = MAX,	48 70	48 70	62 80	62 80	mA
		Outputs open	62 80	62 80	64 85	64 85	

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS ¹		ESD ²	TYP	MAX	UNIT
	MIN	MAX				
W _{LH} Propagation delay time, low-to-high-level output				8	12	ns
W _{PHL} Propagation delay time, high-to-low-level output				8	12	ns
W _{PLH} Output enable time to low level	C _L = 65 pF, R _L = 657 Ω, See Note 2			27	40	ns
W _{PZH} Output enable time to high level				25	40	ns
W _{PLZ} Output disable time from low level	C _L = 6 pF, R _L = 657 Ω, See Note 2			15	25	ns
W _{PHZ} Output disable time from high level				15	25	ns


NOTE 2: Lead circuit and waveforms are shown on page 2-11.

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

PIN ASSIGNMENTS (TOP VIEWS)

HEX BUS DRIVERS


367 NONINVERTED DATA OUTPUTS
4-LINE AND 2-LINE ENABLE INPUTS
3-STATE OUTPUTS



See pages 6-23

HEX BUS DRIVERS


368 INVERTED DATA OUTPUTS
4-LINE AND 2-LINE ENABLE INPUTS
3-STATE OUTPUTS



See page 6-25

1048-BIT READ-ONLY MEMORIES

370 612 4-BIT WORDS
3-STATE OUTPUTS




See Digital Microcomputer Components Data Book, LCC4270

SN74LS370 (J) SN74LVC370 (J, H)

384-BIT READ-ONLY MEMORIES

371 256 4-BIT WORDS
3-STATE OUTPUTS



See Digital Microcomputer Components Data Book, LCC4270

SN74LS371 (J) SN74LVC371 (J, H)

TEXAS INSTRUMENTS
INTEGRATED ELECTRONICS

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

HEX BUS DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

	TEST PARAMETER	TEST PATTERN	TEST CONDITIONS ^a	STRESSES SERIES 2A	STRESSES SERIES 2B	STRESSES SERIES 2C
V _H	High level input voltage	1,2	24 family 74 family	2	30	2
V _L	Low-level input voltage	1,2	24 family 74 family	-5	0	-5
V _I	Input clamping voltage	2	V _I = 2 V, V _H = 5.5 V	24 family	24	24
V _O	High-level output voltage	1	V _O = V _H , V _I = V _L , max.	24 family	24	24
V _O	Low-level output voltage	2	V _O = V _L , min., V _I = V _L , max.	24 family	34	34
IC _{OL}	Output high-current capability ^b	10	V _O = 24 V, V _I = V _L , max.	24 family 74 family	10	20
I _O	Output current at maximum input voltage ^c	4	V _O = 24 V V _I = 7 V	24 family	10	10
IN	High-level input current ^c	4	V _O = 24 V V _I = MAX.	V _I = 23 V	20	20
IL	Low-level input current ^c	4,10,20	External capacitor V _O = 24 V, V _I = MAX.	-40	-20	-10
IC _O	Output short-circuit current ^c	10	Both channels active V _O = MAX., V _I = 0.5 V	-1.5	-0.4	-1
IC _S	Supply current ^c	3	V _O = MAX.	-40	-20	-20

chemical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST PARAMETER	TEST PATTERN	TEST CONDITIONS ^a	STRESSES SERIES 2A	STRESSES SERIES 2B	STRESSES SERIES 2C
V _H	High-level input voltage	1,2	24 family 74 family	2	30	2
V _L	Low-level input voltage	1,2	24 family 74 family	-5	0	-5
V _I	Input clamping voltage	2	V _I = 2 V, V _H = 5.5 V	24 family	24	24
V _O	High-level output voltage	1	V _O = V _H , V _I = V _L , max.	24 family	24	24
V _O	Low-level output voltage	2	V _O = V _L , min., V _I = V _L , max.	24 family	34	34
IC _{OL}	Output high-current capability ^b	10	V _O = 24 V, V _I = V _L , max.	24 family 74 family	10	20
I _O	Output current at maximum input voltage ^c	4	V _O = 24 V V _I = 7 V	24 family	10	10
IN	High-level input current ^c	4	V _O = 24 V V _I = MAX.	V _I = 23 V	20	20
IL	Low-level input current ^c	4,10,20	External capacitor V _O = 24 V, V _I = MAX.	-40	-20	-10
IC _O	Output short-circuit current ^c	10	Both channels active V _O = MAX., V _I = 0.5 V	-1.5	-0.4	-1
IC _S	Supply current ^c	3	V _O = MAX.	-40	-20	-20

^aFor recommended values see table A of Series 2A, 2B, and 2C.

^bI_O = 12 mA for SN74LS124 and 18 mA for SN74LS124AC.

^cI_O = 10 mA for SN74LS124 and 16 mA for SN74LS124AC.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5010 - DALLAS, TEXAS 75229

HEX BUS DRIVERS WITH 3-STATE OUTPUTS

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, see note 1

TYPE	DATA INPUTS	OUTPUT	TEST		TEST		TEST	
			TYPE	MAX.	TYPE	MAX.	TYPE	MAX.
74LS244A	0V	0.8V	10	15	11	15	12	15
74LS244B	0V	0.8V	10	15	11	15	12	15
74LS244A	5V	4.8V	14	20	18	22	13	18
74LS244B	5V	4.8V	14	20	18	22	13	18
74LS244A	5V	4.8V	12	21	25	35	26	35
74LS244B	5V	4.8V	12	21	25	35	26	35
74LS244A	5V	4.8V	10	15	11	15	12	15
74LS244B	5V	4.8V	10	15	11	15	12	15

Maximum voltage of CIC pin over Die temperature range

Operating range of V_{CC} and T_A (absolute values) are

at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.


schematics

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


837

t_{PHL} = Propagation delay time, high-to-low level output
 t_{PLH} = Propagation delay time, high-to-low level output
 t_{PHL} = Output switch time from high level
 t_{PLH} = Output switch time from low level
 NOTE 1: Large circuits and voltage waveforms are shown on figures 2-10 and 2-11.



Resistor values shown are nominal and to above.

HEX BUS DRIVERS WITH 3-STATE OUTPUTS



8212

8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — .25mA Max.
- Three State Outputs
- Outputs Sink 15mA
- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor. The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.





Figure 1. Logic Diagram



D0-D3	DATA IN
D0-D3	DATA OUT
D0-D3	DEVICE SELECT
RD	READ
STB	STROBE
INT	INTERRUPT ACTIVE LOW
CLR	CLEAR (ACTIVE LOW)

Figure 2. Pin Configuration

FUNCTIONAL DESCRIPTION

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The latched data is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overclock Reset (CLRF).)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

The high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs DS1, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When DS1 is low and DS2 is high (DS1 · DS2) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic (DS1 · DS2).

When MD is low (input mode) the output buffer state is determined by the device selection logic (DS1 · DS2) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0 and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic (DS1 · DS2). The output of the "NOR" gate (INT) is active low (interrupting state) for connection to active low input priority generating circuits.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias Plastic	0°C to +70°C
Storage Temperature	-65°C to +180°C
All Output or Supply Voltages	-0.5 to +7 Volts
All Input Voltages	-1.0 to 5.5 Volts
Output Currents	100mA

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$)


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Load Current, ACK, DS ₂ , CR, D ₁ -D ₄ Inputs			-25	mA	$V_F = .45V$
I_F	Input Load Current MD Input			-75	mA	$V_F = .45V$
I_F	Input Load Current DS ₁ Input			-1.0	mA	$V_F = .45V$
I_R	Input Leakage Current, ACK, DS, CR, D ₁ -D ₄ Inputs			10	μA	$V_R \leq V_{CC}$
I_a	Input Leakage Current MD Input			.50	μA	$V_R \leq V_{CC}$
I_a	Input Leakage Current DS ₁ Input			.40	μA	$V_R \leq V_{CC}$
V_C	Input Forward Voltage Clamp			-1	V	$I_C = .6mA$
V_L	Input "Low" Voltage			.85	V	
V_H	Input "High" Voltage	2.0			V	
V_{OL}	Output "Low" Voltage			.45	V	$I_{OL} = 15mA$
V_{OH}	Output "High" Voltage	3.65	4.0		V	$I_{OH} = -1mA$
I_{SO}	Short Circuit Output Current	-15		-75	mA	$V_O = 0V, V_{CC} = 5V$
I_{IOH}	Output Leakage Current High Impedance State			20	μA	$V_O = .45V/0.25V$
I_{IOI}	Power Supply Current	60	130		mA	

CAPACITANCE* ($f = 1\text{MHz}, V_{OHS} = 2.5V, V_{CC} = +5V, T_A = 25^\circ\text{C}$)

Symbol	Test	Limits	
		Type	Max.
C_{DS_1}	DS ₁ MD Input Capacitance	0pF	12pF
C_{DS_2}	DS ₂ , CLR, STB, D ₁ -D ₄ Input Capacitance	5pF	6pF
C_{DD1}	DO ₁ -DO ₄ Output Capacitance	6pF	12pF

*This parameter is sampled and not 100% tested.

A.C. TESTING LOAD CIRCUIT



SWITCHING CHARACTERISTICS

Conditions of Test

Input Pulse Amplitude = 2.5V

Input Rise and Fall Times = 5ns

Between 1V and 2V Measurements made at 1.5V with 15mA and 30pF Test Load

NOTES

Test	C_L	R ₁	R ₂
t _{pl} , t _{ris} , t _{tr} , t _{td} , t _{lc}	30pF	300Ω	600Ω
t _z , ENABLE1	30pF	10kΩ	1kΩ
t _z , ENABLE1	30pF	300Ω	600Ω
t _z , DISABLE1	5pF	300Ω	600Ω
t _z , DISABLE1	5pF	10kΩ	1kΩ

*Includes probe and jig capacitance.

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t _{pw}	Pulse Width	30			ns	
t _{po}	Data to Output Delay			30	ns	Note 1
t _{we}	Write Enable to Output Delay			40	ns	Note 1
t _{set}	Data Set Up Time	15			ns	
t _h	Data Hold Time	20			ns	
t _r	Reset to Output Delay			40	ns	Note 1
t _s	Set to Output Delay			30	ns	Note 1
t _e	Output Enable/Disable Time			45	ns	Note 1
t _c	Clear to Output Delay			55	ns	Note 1

APPLICATIONS**Basic Schematic Symbols**

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




Figure 3. Basic Schematic Symbols

Gated Buffer (3-State)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic DS1 and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amperes. The minimum high output is 3.65 volts.




Figure 4. Gated Buffer

Bi-Directional Bus Driver

A pair of 8212s wired (back-to-back) can be used as a unidirectional driver, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS1 on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.




Figure 6. Bi-Directional Bus Driver

Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true — enabling the system inputs into the data bus.




Figure 7. Interrupting Input Port

Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).




Figure 7. Interrupt Instruction Port

Output Port (With Hand-Shaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "receipt of data" from the device that the system is outputting to. It in turn, can interrupt the system identifying the reception of data. The selection of the port comes from the device selection logic (DS1 - DS2).






Figure 8. Output Port

808A Status Latch

Here the 8212 is used as the status latch for an 8080A microcomputer system. The input to the 8212 latch is directly from the 8080A data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.




Note: The mode signal is held high so that the output on the latch is either read or写入 all the time.






It is shown that the two areas of concern are the bi-directional data bus of the microprocessor and the control bus.

TYPICAL CHARACTERISTICS



INPUT CURRENT VS. INPUT VOLTAGE



OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE

OUTPUT CURRENT VS.
OUTPUT "HIGH" VOLTAGEDATA TO OUTPUT DELAY
VS. LOAD CAPACITANCEDATA TO OUTPUT DELAY
VS. TEMPERATUREWRITE ENABLE TO OUTPUT DELAY
VS. TEMPERATURE

WAVEFORMS





M8214 PRIORITY INTERRUPT CONTROL UNIT MILITARY

- 8 Priority Levels
- Fully Expandable
- Current Status Register
- Priority Comparator
- 24-Pin Dual In-Line Package
- Military Temperature Range:
-55°C to +125°C
- +10% Power Supply Tolerance

The Intel® M8214 is an 8-level priority interrupt control unit (PICU) designed to simplify interrupt-driven microcomputer systems.

The PICU can accept 8 requesting levels; determine the highest priority, convert this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The M8214 is fully expandable by the use of open collector interrupt output vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package counts in interrupt-driven microcomputer systems.




Figure 1. Logic Diagram

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Impaired.
INTEL CORPORATION, 1980

12-70

Figure 2. Pin Configuration

INPUT	FUNCTION
R ₁ -R ₈	REQUEST LEVELS IN REQUEST REGISTERS
I ₁ -I ₈	CURRENT STATUS
E _{RLG}	INTERRUPT REQUEST LVL
CS	ADDRESS CURRENT STATUS
INT	INTERRUPT ENABLE
CLR	CLEAR INT/PFI
SLD	ENABLE LEVEL READ
SLW	ENABLE PINE LEVEL GROUP
OUTPUT	
A ₁ -A ₈	REQUEST LEVELS
INT	INTERRUPT REQUEST LVL
CSL	ENABLE NEXT LEVEL GROUP

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	100 mA

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

I.C. CHARACTERISTICS (TA = 55°C to 125°C, VCC = 5V ±10%)

Symbol	Parameter	Limits			Unit	Conditions
		Rdin.	Type (I)	Max.		
V _C	Input Clamp Voltage (all inputs)			-1.2	V	I _C =-5mA
I _F	Input Forward Current: ETLG input all other inputs		-15 -CD	-0.5 -0.23	mA	V _F =0.45V
I _R	Input Reverse Current: ETLG input all other inputs			80 40	μA	V _R =5.5V
V _{IL}	Input LOW Voltage: all inputs			0.8	V	V _{CC} =5.0V
V _{IH}	Input HIGH Voltage: all inputs	2.0			V	V _{CC} =5.0V
I _{CC}	Power Supply Current		90	130	mA	See Note 2.
V _{OL}	Output LOW Voltage: all outputs	.3	.45		V	I _{OL} =10mA
V _{OH}	Output HIGH Voltage: ENLG output	2.4	3.0		V	I _{OH} =-1mA
I _{OS}	Short Circuit Output Current: ENLG output	-15	-35	-65	mA	V _{CC} =5.0V
I _{CEx}	Output Leakage Current: INT, A ₀ , A ₁ , A ₂			100	μA	V _{CEx} =5.5V

CAPACITANCE (V_{BIAS} = 2.5V, V_{CC} = 5V, TA = 25°C, f = 1 kHz)

Symbol	Parameter	Limits			Unit
		Rdin.	Type (I)	Max.	
C _{IN}	Input Capacitance			5	pF
C _{OUT}	Output Capacitance Except ENLG (Pin 14)			7	pF

A.C. CHARACTERISTICS ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$)

Symbol	Parameter	Limits			Unit
		Min.	Typ.(1)	Max.	
t_{CY}	CLK Cycle Time	85			ns
t_{PW}	CLK, ECS, INT Pulse Width	25	15		ns
t_{SS}	INT Setup Time to CLK	16	12		ns
t_{SH}	INT Hold Time after CLK	20	10		ns
$t_{ETES}\text{[2]}$	ETLG Setup Time to CLK	25	12		ns
$t_{ETEH}\text{[2]}$	ETLG Hold Time After CLK	20	10		ns
$t_{ECS}\text{[2]}$	ECS Setup Time to CLK	85	25		ns
t_{ECHH}	ECS Hold Time After CLK	0			ns
t_{ECRS}	ECS Setup Time to CLK	110	70		ns
t_{ECHH}	ECS Hold Time After CLK	0			ns
$t_{ECS}\text{[2]}$	ECS Setup Time to CLK	85	70		ns
$t_{ECHH}\text{[2]}$	ECS Hold Time After CLK	0			ns
$t_{DCS}\text{[2]}$	SGS and $\bar{B}_0\bar{B}_1$ Setup Time to CLK	80	50		ns
$t_{DCH}\text{[2]}$	SGS and $\bar{B}_0\bar{B}_1$ Hold Time After CLK	0			ns
t_{RCS}	$\bar{R}_0\bar{R}_1$ Setup Time to CLK	100	65		ns
t_{RCH}	$\bar{R}_0\bar{R}_1$ Hold Time After CLK	0			ns
t_{ICS}	INT Setup Time to CLK	55	35		ns
t_{IC}	CLK to INT Propagation Delay		15	30	ns
t_{IRD}	$\bar{R}_0\bar{R}_1$ Setup Time to INT	10	0		ns
t_{IRH}	$\bar{R}_0\bar{R}_1$ Hold Time After INT	35	20		ns
t_{RA}	$\bar{R}_0\bar{R}_1$ to $\bar{A}_0\bar{A}_2$ Propagation Delay		80	100	ns
t_{ELA}	ELR to $A_0\bar{A}_2$ Propagation Delay		40	65	ns
t_{ECA}	ECS to $A_0\bar{A}_2$ Propagation Delay		100	130	ns
t_{ETA}	ETLG to $\bar{A}_0\bar{A}_2$ Propagation Delay		35	70	ns
t_{DECS}	SGS and $\bar{B}_0\bar{B}_1$ Setup Time to ECS	20	10		ns
t_{DECH}	SGS and $\bar{B}_0\bar{B}_1$ Hold Time After ECS	20	10		ns
t_{IREN}	$\bar{R}_0\bar{R}_1$ to ENLG Propagation Delay		45	70	ns
t_{IETEN}	ETLG to ENLG Propagation Delay		20	30	ns
t_{ECIN}	ECS to ENLG Propagation Delay		85	110	ns
t_{ECEN}	ECS to ENLG Propagation Delay		35	65	ns

NOTES:

1. Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
2. $\bar{B}_0\bar{B}_2$, SGS, CLK, $\bar{R}_0\bar{R}_1$ grounded, all other inputs and all outputs open.



8251A PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling
- Synchronous Baud Rate—DC to 96K Baud
- Asynchronous Baud Rate—DC to 19.2K Baud
- Full-Duplex, Double-Buffered Transmitter and Receiver
- Error Detection—Parity, Overrun and Framing
- Compatible with an Extended Range of Intel Microprocessors
- 20-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single +5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced version of the industry standard, Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's microprocessor families such as MCS-68, 80, 85, and APX-86, 88. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bit-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is fabricated using N-channel silicon gate technology.




Figure 1. Block Diagram




Figure 2. Pin Configuration

FEATURES AND ENHANCEMENTS

The 8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, Tx-D line will always return to the marking state unless SBRK is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not effect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.

FUNCTIONAL DESCRIPTION

General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed for a wide range of Intel microcomputers such as 8048, 8080, 8085, 8086 and 8088. Like other I/O devices in a microcomputer system, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support most serial data techniques in use, including IBM "bi-sync."

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of Input or Output instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The Command, Status, Data-In and Data-Out registers are separate, 8-bit registers communicating with the System bus through the Data Bus Buffer.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 8 t_{CY} (clock must be running).

A command reset operation also puts the device into the "Idle" state.



8251A PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling
- Synchronous Baud Rate—DC to 64K Baud
- Asynchronous Baud Rate—DC to 19.2K Baud
- Full-Duplex, Double-Buffered Transmitter and Receiver
- Error Detection—Parity, Overrun and Framing
- Compatible with an Extended Range of Intel Microprocessors
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single +5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced version of the industry standard, Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's microprocessor families such as MCS-68, 80, 85, and iAPX-86, 88. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TXEMPTY. The chip is fabricated using N-channel silicon gate technology.




Figure 1. Block Diagram




Figure 2. Pin Configuration

FEATURES AND ENHANCEMENTS

The 8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SELn is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.

FUNCTIONAL DESCRIPTION

General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed for a wide range of Intel microcomputers such as 8048, 8080, 8085, 8086 and 8088. Like other I/O devices in a microcomputer system, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support most serial data techniques in use, including IBM "bi-sync."

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 32-byte, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INPUT or OUTPUT instructions of the CPU. Control words, Command words and Status Information are also transferred through the Data Bus Buffer. The Command, Status, Data-In and Data-Out registers are separate, 8-bit registers communicating with the system bus through the Data Bus Buffer.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 t_{CY} (clock must be running).

A command reset operation also puts the device into the "Idle" state.

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

WR (Write)

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

RD (Read)

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.




Figure 3. 8251A Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

C/D (Control/Data)

This input, in conjunction with the WR and RD inputs, informs the 8251A that the word on the Data Bus is either a data character, control word or status information.

1 = CONTROL/STATUS; 0 = DATA.

CS (Chip Select)

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When CS is high, the Data Bus is in the float state and RD and WR have no effect on the chip.

Modem Control

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.

DSR (Data Set Ready)

The DSR input signal is a general-purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test modem conditions such as Data Set Ready.

DTR (Data Terminal Ready)

The DTR output signal is a general-purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for modem control such as Data Terminal Ready.

RTS (Request to Send)

The RTS output signal is a general-purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for modem control such as Request to Send.

CTS (Clear to Send)

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one." If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART1, written prior to Tx Disable command before shutting down.

C/D	RD	WR	CS	
0	0	1	0	8251A DATA - DATA BUS
0	1	0	0	DATA BUS - 8251A DATA
1	0	1	0	STATUS - DATA BUS
1	1	0	0	DATA BUS - CONTROL
X	1	1	0	DATA BUS - 3 STATE
X	X	X	1	DATA BUS - 3 STATE

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of TxC. The transmitter will begin transmission upon being enabled if CTS = 0. The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable or CTS is off or the transmitter is empty.

Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxDY output pin can be used as an interrupt to the system, since it is masked by TxEnable; or, for Polling operation, the CPU can check TxDY using a Status Read operation. TxDY is automatically reset by the leading edge of WR when a data character is loaded from the CPU.

Note that when using the Polling operation, the TxDY status bit is *not* masked by TxEnable, but will only indicate the Empty/Full Status of the Tx Data Input Register.

TxE (Transmitter Empty)

When the 8251A has no characters to send, the TxEMPTY output will go "high." It results upon receiving a character from the CPU if the transmitter is enabled. TxEMPTY remains low when the transmitter is disabled, even if it is actually empty. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplex operational mode.

In the Synchronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers." TxEMPTY does not go low when the SYNC characters are being shifted out.




Figure 4. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (Tx) is equal to the TxC frequency. In Asynchronous transmission mode, the baud rate is a fraction of the actual TxC frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/34 the TxC.

For Example:

- If Baud Rate equals 110 Baud,
- TxC equals 110 Hz in the 1x mode.
- TxC equals 1.72 kHz in the 16x mode.
- TxC equals 7.04 kHz in the 34x mode.

The falling edge of TxC shifts the serial data out of the 8251A.

Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RxO pin, and is clocked in on the rising edge of RxC.

Receiver Control

This functional block manages all receiver-related activities which consists of the following features.

The RxD Initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition." Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxO = low).

Parity error detection sets the corresponding status bit.

The Framing Error status bit is set if the Stop bit is absent at the end of the data byte (asynchronous mode).

RxDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or, for polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

RxD enable, when off, holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost.

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate(1x) is equal to the actual frequency of RxC. In Asynchronous Mode, the Baud Rate is a fraction of the actual RxC frequency. A portion of the mode instruction selects this factor: 1, 1/16 or 1/64 the RxC.

For example:

Baud Rate equals 300 Baud, if
RxC equals 300 Hz in the 1x mode;
RxC equals 4800 Hz in the 16x mode;
RxC equals 19.2 kHz in the 64x mode.

Baud Rate equals 2400 Baud, if
RxC equals 2400 Hz in the 1x mode;
RxC equals 38.4 kHz in the 16x mode;
RxC equals 153.6 kHz in the 64x mode.

Data is sampled into the 8251A on the rising edge of RxC.

NOTE: In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.




Figure 5. 8251A Block Diagram Showing
Receiver Buffer and Control Functions

SYNDET (SYNC Detect/ BRKDET Break Detect)

This pin is used in Synchronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDEN pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bi-sync), then SYNDEN will go "high" in the middle of the last bit of the second Sync character. SYNDEN is automatically reset upon a Status Read operation.

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next RxC. Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, Internal SYNC Detect is disabled.

BREAK (Async Modo Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip select or Rx Data returning to a "one" state.




Figure 6. 8251A Interface to 8080 Standard System Bus

DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) Input. The TxD output will be held in the marking state upon Reset.




Figure 7. Typical Data Block

Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

1. Mode Instruction
2. Command Instruction

Mode Instruction

This instruction defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be written.

Command Instruction

This instruction defines a word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation (see Figure 7). The Mode Instruction must be written immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.

Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components, one Asynchronous and the other Synchronous, sharing

the same package. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

NOTE: When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of TxC at a rate equal to 1, 1/16, or 1/64 that of the TxC, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.




Figure 6. Mode Instruction Format, Asynchronous Mode

Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of RxC. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxIBY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN Error flag is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the 8251A.





Figure 9. Asynchronous Mode

Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the CTS line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of TxC. Data is shifted out at the same rate as the TxC.

Once transmission has started, the data stream at the TxD output must continue at the TxC rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.



Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled on the rising edge of RxC. The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one RxC cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.




Figure 10. Mode Instruction Format,
Synchronous Mode

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one," thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been coniguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.




Figure 11. Data Format, Synchronous Mode

COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251A has been programmed by the Modo Instruction and the sync characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command instruction.

Once the Modo Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further "control writes" ($C/D = 1$) will load a Command instruction. A Reset Operation (internal or external) will return the 8251A to the Modo Instruction format.

Note: Internal Reset on Power-up

When power is first applied, the 8251A may come up in the Modo, Sync character or Command format. To guarantee that the device is in the Command Instruction format before the Reset command is issued, it is safest to execute the worst-case initialization sequence (sync mode with two sync characters). Loading three 00Hs consecutively into the device with $C/D = 1$ configures sync operation and writes two dummy 00H sync characters. An Internal Reset command (40H) may then be issued to return the device to the "Idle" state.




Figure 12. Command Instruction Format

STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (Status update is inhibited during status read.)

A normal "read" command is issued by the CPU with $C/D = 1$ to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely polled or interrupt-driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 26 clock periods from the actual event affecting the status.




Figure 13. Status Read Format

APPLICATIONS OF THE 8251A




Figure 14. Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud




Figure 14. Synchronous Interface to Terminal or Peripheral Device




Figure 17. Synchronous Interface to Telephone Lines




Figure 16. Asynchronous Interface to Telephone Lines

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect To Ground	0.5V to +7V
Power Dissipation	1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0V \pm 5\%$, GND = 0V)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.0	V	
V_{IH}	Input High Voltage	2.0	V_{CC}	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2.2\text{ mA}$
V_{OH}	Output High Voltage	2.4		V	$V_{OL} = -400\text{ }\mu\text{A}$
I_{OFL}	Output Float Leakage		≤ 10	μA	$V_{OFL} = V_{CC} \text{ TO } 0.45\text{V}$
I_{IL}	Input Leakage		≤ 10	μA	$V_{IL} = V_{CC} \text{ TO } 0.45\text{V}$
I_{CC}	Power Supply Current		100	mA	All Outputs = High

CAPACITANCE ($T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance		10	pF	$f_C = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance		20	pF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0V \pm 5\%$, GND = 0V)**Bus Parameters (Note 1)****READ CYCLE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AR}	Address Stable Before READ (CS, C/D)	0		ns	Note 2
t_{RA}	Address Hold Time for READ (CS, C/D)	0		ns	Note 2
t_{RR}	READ Pulse Width	250		ns	
t_{RD}	Data Delay from READ		200	ns	$3, C_L = 150\text{ pF}$
t_{DF}	READ to Data Floating	10	100	ns	

WRITE CYCLE




Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	Address Stable Before WRITE	0		ns	
t_{WA}	Address Hold Time for WRITE	0		ns	
t_{WW}	WRITE Pulse Width	250		ns	
t_{OW}	Data Set-Up Time for WRITE	150		ns	
t_{WD}	Data Hold Time for WRITE	20		ns	
t_{RV}	Recovery Time Between WRITES	0		tcy	Note 4

A.C. CHARACTERISTICS (Continued)**OTHER TIMINGS**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{CY}	Clock Period	320	1350	ns	Notes 5, G
t_H	Clock High Pulse Width	120	$t_{CY} - 60$	ns	
t_L	Clock Low Pulse Width	90		ns	
$t_{R,F}$	Clock Rise and Fall Time		20	ns	
t_{OTX}	TxD Delay from Falling Edge of TxC		1	μs	
t_{TX}	Transmitter Input Clock Frequency				
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t_{TPW}	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		t_{CY}	
	16x and 64x Baud Rate	1		t_{CY}	
t_{TPD}	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		t_{CY}	
	16x and 64x Baud Rate	3		t_{CY}	
t_{RX}	Receiver Input Clock Frequency				
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t_{RPW}	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		t_{CY}	
	16x and 64x Baud Rate	1		t_{CY}	
t_{RPD}	Receiver Input Clock Pulse Delay				
	1x Baud Rate	15		t_{CY}	
	16x and 64x Baud Rate	3		t_{CY}	
t_{TxRDY}	TxRDY Pin Delay from Center of Last Bit		8	t_{CY}	Note 7
$t_{TxRDY\ CLEAR}$	TxRDY ↓ from Leading Edge of WR		400	ns	Note 7
t_{RxRDY}	RxRDY Pin Delay from Center of Last Bit		26	t_{CY}	Note 7
$t_{RxRDY\ CLEAR}$	RxRDY ↓ from Leading Edge of RD		400	ns	Note 7
t_{IS}	Internal SYNDET Delay from Rising Edge of RxC		26	t_{CY}	Note 7
t_{ES}	External SYNDET Set-Up Time After Rising Edge of RxC	10		t_{CY}	Note 7
$t_{TxEMPTY}$	TxEMPTY Delay from Center of Last Bit	20		t_{CY}	Note 7
t_{WC}	Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS)	8		t_{CY}	Note 7
t_{CR}	Control to READ Set-Up Time (DSR, CTS)	20		t_{CY}	Note 7


A.C. CHARACTERISTICS (Continued)**NOTES:**

1. AC Timings measured $V_{OH} = 2.0 \text{ V}_{DL} = 2.0$, $V_{OL} = 0.8$, and with load circuit of Figure 1.
2. Chip Select (CS) and Command/Data (C/D) are considered as Addresses.
3. Assumes that Address is valid before R_{PL} .
4. This recovery time is for Mode Initialization only Write Data is allowed only when $\text{TxRDY} = 1$. Recovery Time between Writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 16 t_{CY} .
5. The TxG and RxG frequencies have the following limitations with respect to CLK: For 1x Baud Rate, f_{TX} or $f_{RX} < 1/10 t_{CY}$; For 16x and 64x Baud Rate, f_{TX} or $f_{RX} < 1/(4.5 t_{CY})$.
6. Reset Pulse Width = 6 t_{CY} minimum; System Clock must be running during Reset.
7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.


TYPICAL 3 OUTPUT DELAY VS. 3 CAPACITANCE (SST)**A.C. TESTING INPUT, OUTPUT WAVEFORMS****A.C. TESTING LOAD CIRCUIT**

WAVEFORMS


SYSTEM CLOCK INPUT




TRANSMITTER CLOCK AND DATA




RECEIVER CLOCK AND DATA



WRITE DATA CYCLE (CPU → USART)




READ DATA CYCLE (CPU → USART)




WAVEFORMS (Continued)

WRITE CONTROL OR OUTPUT PORT CYCLE (CPU → USART)




READ CONTROL OR INPUT PORT (CPU ← USART)




NOTE: 1. t_{r1} INCLUDES THE RESPONSE TIMING OF A CONTROL BYTE.
NOTE: 2. t_{r3} INCLUDES THE EFFECT OF CTS ON THE TRIESTE CIRCUITRY.

TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)




WAVEFORMS (Continued)


RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)



TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)



RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)



intel

2716 16K (2K x 8) UV ERASABLE PROM

- **Fast Access Time**
 - 2716-1: 350 ns Max.
 - 2716-2: 390 ns Max.
 - 2716: 450 ns Max.
 - 2716-5: 490 ns Max.
 - 2716-6: 650 ns Max.
- **Single +5V Power Supply**
- **Low Power Dissipation**
 - Active Power: 525 mW Max.
 - Standby Power: 132 mW Max.
- **Pin Compatible to Intel 2732A EPROM**
- **Simple Programming Requirements**
 - Single Location Programming
 - Programs with One 50 ms Pulse
- **Inputs and Outputs TTL Compatible During Read and Program**
- **Completely Static**

The Intel 2716 is a 16,384-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5-volt power supply, has a static standby mode, and features fast single-address programming. It makes designing with EPROMs fast, easy and economical.

The 2716, with its single 5-volt supply and with an access time up to 350 ns, is ideal for use with high-performance +5V microprocessors such as Intel's 8005 and 8086. Selected 2716-5s and 2716-6s are also available for slower speed applications. The 2716 also has a static standby mode which reduces power consumption without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW, a 73% savings.

The 2716 uses a simple and fast method for programming—a single TTL-level pulse. There is no need for high voltage pulsing because all programming controls are handled by TTL signals. Programming of any location at any time—either individually, sequentially or at random is possible; with the 2716's single-address programming. Total programming time for all 16,384 bits is only 100 seconds.




Figure 1. Pin Configuration




Figure 2. Block Diagram

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.
INTEL CORPORATION, INC. 1982

DEVICE OPERATION

The six modes of operation of the 2716 are listed in Table 1. It should be noted that inputs for all modes are TTL levels. The power supplies required are a +5V V_{CC} and a V_{PP}. The V_{PP} power supply must be at 25V during the three programming modes, and must be at 5V in the other three modes.

Read Mode

The 2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is available at the outputs one-half microsecond after the falling edge of OE, assuming that CE has been low and addresses have been stable for at least t_{ACC}-t_{OE}.

Standby Mode

The 2716 has a standby mode which reduces the maximum active power dissipation by 75%, from 525 mW to 132 mW. The 2716 is placed in the standby mode by applying a TTL-high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

Output OR-Tieing

Because 2716s are usually used in larger memory arrays, Intel has provided a 2-line control function that accommodates this use of multiple memory connections. The two-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, CE (pin 18) should be decoded and used as the primary device selecting function, while OE (pin 20) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light exposure.

The 2716 is in the programming mode when the V_{PP} power supply is at 25V and OE is at V_{II}. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active-high, TTL program pulse is applied to the CE input. A pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2716 must not be programmed with a DC signal applied to the CE input.

Table 1. Mode Selection

Mode	CE (14)	OE (20)	V _{PP} (21)	V _{CC} (24)	Outputs (3-11, 13-17)
Read	V _{IL}	V _{IL}	+5	+5	D _{OUT}
Output Disable	V _{IL}	V _{IH}	+5	+5	High Z
Standby	V _{IH}	X	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	+25	+5	D _{IN}
Verify	V _{IL}	V _{IL}	+25	+5	D _{OUT}
Program Inhibit	V _{IL}	V _{IH}	+25	+5	High Z

NOTES: 1. X can be V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-55°C to +125°C
All Input or Output Voltages with Respect to Ground	+6V to -0.3V
V _{PP} Supply Voltage with Respect to Ground During Program	+20.5V to -0.3V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and indicates operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	2710	2716-1	2716-2	2716-5	2716-6
Temperature Range	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C
V _{CC} Power Supply ^[1,2]	5V ±5%	5V ±10%	5V ±5%	5V ±5%	5V ±5%
V _{PP} Power Supply ^[2]	V _{CC}				

READ OPERATION**D.C. CHARACTERISTICS**

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ. ^[3]	Max.		
I _U	Input Load Current			10	μA	V _{IL} = 5.25V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.25V
I _{PP1} ^[2]	V _{PP} Current			5	mA	V _{PP} = 5.25V
I _{CC1} ^[2]	V _{CC} Current (Standby)	10	25	mA		CE = V _{IH} , OE = V _{IL}
I _{CC2} ^[2]	V _{CC} Current (Active)	57	100	mA		OE = CE = V _{IL}
V _{IL}	Input Low Voltage	-0.1	-	0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA

A.C. CHARACTERISTICS

Symbol	Parameter	Limits (ns)						Test Conditions ^[1]
		2710		2716-1		2716-2		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.
t _{ACC}	Address to Output Delay	450		350		300	450	450
t _{CE}	CE to Output Delay		450		350		390	650
t _{OE} ^[4]	Output Enable to Output Delay		120		120		160	200
t _{OF} ^[4,0]	CE or OE High to Output Float	0	100	0	100	0	100	0
t _{OH}	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0		0		CE = OE = V _{IL}

Programming of multiple 2716s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2716s may be connected together when they are programmed with the same data. A high-level TTL pulse applied to the CE input programs the paralleled 2716s.

Program Inhibit

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel 2716s may be common. A TTL-level program pulse applied to a 2716's CE input with V_{PP} at 25V will program that 2716. A low-level CE input inhibits the other 2716 from being programmed.

Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with V_{PP} at 25V. Except during programming and program verify, V_{PP} must be at 5V.

ERASURE CHARACTERISTICS

The erasure characteristics of the 2716 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (\AA). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 \AA range. Data show that constant exposure to room-level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 2716 window to prevent unintentional erasure.


The recommended erasure procedure for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (\AA). The integrated dose (i.e., UV Intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu\text{W}/\text{cm}^2$ power rating. The 2716 should be placed within 1 inch of the lamp tubes during erasure.

CAPACITANCE^[4] ($T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

Symbol	Parameter	Typ. ^[3]	Max.	Units	Test Conditions
C_{IN}	Input Capacitance	4	6	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	0	12	pF	$V_{OUT} = 0\text{V}$

T.A.C. TEST CONDITIONS

Output Load 1 TTL gate and
 $C_L = 100 \text{ pF}$
 Input Rise and Fall Times $\leq 20 \text{ ns}$
 Input Pulse Levels 0.8V to 2.2V
 Timing Measurement Reference Level:
 Inputs 0.8V and 2V
 Outputs 0.8V and 2V

A.C. WAVEFORMS^[1]

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
2. V_{PP} may be connected to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .
3. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
4. This parameter is only sampled and is not 100% tested.
5. OE may be delayed up to $t_{ACC}-t_{OG}$ after the falling edge of OE without impact on t_{ACC} .
6. t_{PP} is specified from OE or CE , whichever occurs first.

PROGRAMMING CHARACTERISTICSD.C. PROGRAMMING CHARACTERISTICS: $T_A = 25^\circ C \pm 5^\circ C$, $V_{CC}^{(1)} = 5V \pm 5\%$, $V_{PP}^{(1,2)} = 25V \pm 1V$

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_{LI}	Input Current (for Any Input)			10	μA	$V_{IN} = 5.25V/0.45$
I_{PP1}	V_{PP} Supply Current			5	mA	$\overline{CE} = V_{IL}$
I_{PP2}	V_{PP} Supply Current During Programming Pulse			30	mA	$\overline{CE} = V_{IH}$
I_{CC}	V_{CC} Supply Current			100	mA	
V_{IL}	Input Low Level	-0.1		0.8	V	
V_{IH}	Input High Level	2.0		$V_{CC}+1$	V	

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25^\circ C \pm 5^\circ C$, $V_{CC}^{(1)} = 5V \pm 5\%$, $V_{PP}^{(1,2)} = 25V \pm 1V$

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions*
t_{AS}	Address Setup Time	2			μs	
t_{OES}	\overline{OE} Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	2			μs	
t_{OEH}	\overline{OE} Hold Time	2			μs	
t_{DH}	Data Hold Time	2			μs	
t_{OPF}	Output Enable to Output Float Delay	0		200	ns	$\overline{CE} = V_{IL}$
t_{OE}	Output Enable to Output Delay			200	ns	$\overline{CE} = V_{IL}$
t_{PW}	Program Pulse Width	45	50	55	ns	
t_{PRT}	Program Pulse Rise Time	5			ns	
t_{PFT}	Program Pulse Fall Time	5			ns	


*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 20 ns
 Input Pulse Levels 0.0 to 2.2V
 Input Timing Reference Level 0.8V and 2V
 Output Timing Reference Level 0.8V and 2V

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The 2716 must not be inserted into or removed from a board with V_{PP} at $25 \pm 1V$ to prevent damage to the device.
2. The maximum allowable voltage which may be applied to the V_{PP} pin during programming is +25V. Care must be taken when switching the V_{PP} supply to prevent overshoot exceeding this 25V maximum specification.

PROGRAMMING WAVEFORMS





2732A 32K (4K x 8) UV ERASABLE PROM

- 200 ns (2732A-2) Maximum Access Time ... HMOS®-E Technology
- Compatible with High-Speed 8MHz IAPX 186...Zero WAIT State
- Two Line Control
- Compatible with 12 MHz 8051 Family
- Industry Standard Pinout ... JEDEC Approved
- Low Standby Current...30 mA Maximum
- ±10% V_{CC} Tolerance Available
- Intelligent Identifier™ Mode

The Intel 2732A is a 5V only, 32,768 bit ultraviolet erasable and electrically programmable read-only-memory (EPROM). The standard 2732A access time is 250 ns with speed selection (2732A-2) available at 200 ns. The access time is compatible with high performance microprocessors such as the 8 MHz IAPX 186. In these systems, the 2732A allows the microprocessor to operate without the addition of WAIT states.

An important 2732A feature is the separate output control, Output Enable (OE), from the Chip Enable control (CE). The OE control eliminates bus contention in microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the OE and CE controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2732A has a standby mode which reduces power consumption without increasing access time. The maximum active current is 125 mA, while the maximum standby current is only 35 mA, a 70% saving. The standby mode is selected by applying the TTL-high signal to the CE input.

The 2732A is fabricated with HMOS®-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.

HMOS is a patented process of Intel Corporation.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Int'l Patent. No Other Circuit Patents Licensed are Implicit.
© INTEL CORPORATION, INC. 1982

ERASURE CHARACTERISTICS

The erasure characteristics of the 2732A are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (\AA). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 \AA range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2732A in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2732A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 2732A window to prevent unintentional erasure.

The recommended erasure procedure for the 2732A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (\AA). The integrated dosage (i.e., UV Intensity X exposure time) for erasure should be a minimum of 15 Wsec/cm^2 . The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12000\mu\text{W/cm}^2$ power rating. The 2732A should be placed within 1 inch of the lamp tubes during erasure.

DEVICE OPERATION

The six modes of operation of the 2732A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\text{OE/V}_{pp}}$ during programming and 12V on Ag for the Intel IdentifierTM mode. In the program mode the $\overline{\text{OE/V}_{pp}}$ input is pulsed from a TTL level to 21V.

Table 1. Mode Selection

Mode	V_H	V_L	$\overline{\text{OE/V}_{pp}}$ (20)	A_g (23)	V_{cc} (2)	Outputs (9-11,13-17)
Read	V_H	V_L	X	+5		D_{out}
Output Disable	V_H	V_H	X	+5		$HIGH Z$
Standby	V_H	X	X	+5		$HIGH Z$
Program	V_H	V_{pp}	X	+5		D_H
Program inhibit	V_H	V_{pp}	X	+5		$HIGH Z$
Write/Identify	V_H	V_L	V_H	+5		C_O_N

Notes: 1. X can be V_H or V_L .
2. $V_H = 12.0 \pm 0.5V$

Read Mode

The 2732A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{acc}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{oe}). Data is available at the outputs after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least $t_{acc} - t_{oe}$.

Standby Mode

The 2732A has a standby mode which reduces the maximum active current from 125 mA to 35 mA. The 2732A is placed in the standby mode by applying a TTL-high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

Because EPROMs are usually used in larger memory arrays, Intel has provided a line control function that accommodates this use of multiple memory connection. The two line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, $\overline{\text{CE}}$ (pin 15) should be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ (pin 23) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

PROGRAMMING

Caution: Exceeding 22V on Pin 20 ($\overline{\text{OE/V}_{pp}}$) will permanently damage the 2732A.

Initially, and after each erasure, all bits of the 2732A are in the "0" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2732A is in the programming mode when the $\overline{\text{OE/V}_{pp}}$ input is at 21V. It is required that a 0.1 μF capacitor be placed across $\overline{\text{OE/V}_{pp}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active low, TTL program pulse is applied to the $\overline{\text{CE}}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time —either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2732A must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

Programming of multiple 2732As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2732As may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}}$ input programs the paralleled 2732As.

Program Inhibit

Programming of multiple 2732As in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel 2732As may be common. A TTL level program pulse applied to a 2732A's CE input with OE/V_{PP} at 21V will program that 2732A. A high level CE input inhibits the other 2732As from being programmed.

Verify

A verify (Read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with OE/V_{PP} and CE at V_{IL}. Data should be verified 10μs after the falling edge of CE.

Intelligent Identifier™ Mode

The Intelligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 22) of the 2732A. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 8) from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Intelligent Identifier Mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Intel 2732A, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSD (D₇) defined as the parity bit.

Intel will begin manufacturing 2732As during 1982 that will contain the intelligent identifier feature. Earlier generation devices will not contain identifier information, and if erased, will respond with a "one" (V_{OH}) on each data line when operated in this mode. Programmed, preidentifier mode 2732As will respond with the current data contained in locations 0 and 1 when subjected to the intelligent identifier operation.

System Consideration

The power switching characteristics of HMOS-E EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note, AP-72, and by properly selected decoupling capacitors. It is recommended that a 0.1F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7F bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PC board-traces.

Table 2. 2732A Intelligent Identifier™ Bytes

Pin#	A ₉ (B)	O ₇ (17)	O ₆ (16)	O ₅ (15)	O ₄ (14)	O ₃ (13)	O ₂ (11)	O ₁ (10)	O ₀ (9)	Hex Data
Manufacturer	V _{IL}	1	0	0	0	1	0	0	1	59
Device Code	V _{IH}	0	0	0	0	0	0	0	1	61

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
All Input or Output Voltages with Respect to Ground	+6V to -0.3V
Voltage on Pin 22 with Respect to Ground	+11.5V to -0.3V
V _{PP} Supply Voltage with Respect to Ground During Programming	+22V to -0.3V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	2732A/A-2/A-3/A-4	2732A-20/A-25/A-30
Operating Temperature Range	0°C-70°C	0°C-70°C
V _{CC} Power Supply	5V ± 5%	5V ± 10%

READ OPERATION**D.C. CHARACTERISTICS**

Symbol	Parameter	Limits			Units	Conditions
		Min.	Typ. ⁽¹⁾	Max.		
I _H	Input Load Current			10	μA	V _{IH} = 5.5V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.5V
I _{CC1}	V _{CC} Current (Standby)			35	mA	CĒ = V _{IH} , OĒ = V _{IL}
I _{CC2}	V _{CC} Current (Active)			125	mA	CĒ = OĒ = V _{IL}
V _{IL}	Input Low Voltage	-0.1		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} + 1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage		2.4		V	I _{OH} = -400 μA

A.C. CHARACTERISTICS




Symbol	Parameter	2732A-2		2732A		2732A-3		2732A-4		Test Conditions†
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ACC}	Address to Output Delay	200		250		300		450	ns	CĒ = OĒ = V _{IL}
t _{CE}	CE to Output Delay	200		250		300		450	ns	OĒ = V _{IL}
t _{OE}	OE to Output Delay	70		100		150		150	ns	CĒ = V _{IL}
t _{OPH} ⁽¹⁾	OE High to Output Not Driven	0	60	0	60	0	130	0	130	ns
t _{OH}	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0		0		0		CĒ = OĒ = V _{IL}

A.C. TEST CONDITIONS

- Output Load 1 TTL gate and C_L = 100 pF
 Input Rise and Fall Times < 20 ns
 Input Pulse Levels 0.45V to 2.4V
 Timing Measurement Reference Level:
 Inputs 0.8 and 2.0V
 Outputs 0.8 and 2.0V

CAPACITANCE^[2] ($T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN1}	Input Capacitance Except OE/VPP	4	6	pF	$V_{IN} = 0\text{V}$
C_{IN2}	OE/VPP Input Capacitance		20	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	8	12	pF	$V_{OUT} = 0\text{V}$

A.C. TESTING INPUT/OUTPUT WAVEFORM**A.C. TESTING LOAD CIRCUIT****A.C. WAVEFORMS**

PROGRAMMING⁽⁴⁾**D.C. PROGRAMMING CHARACTERISTICS:** $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I_U	Input Current (All Inputs)			10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V_{OL}	Output Low Voltage During Verify			0.45	V	$I_{OL} = 2.1 \text{ mA}$
V_{OH}	Output High Voltage During Verify	2.4			V	$I_{OH} = -400 \text{ nA}$
I_{CC}	V_{CC} Supply Current		65	125	mA	
V_{IL}	Input Low Level (All Inputs)	-0.1		0.8	V	
V_{IH}	Input High Level (All Inputs Except OE/V _{PP})	2.0		$V_{CC} + 1$	V	
I_{PP}	V_{PP} Supply Current			30	mA	$CE = V_{IL}$, $OE = V_{PP}$
V_{ID}	Intelligent Identifier Voltage	11.5		12.5	V	

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
t_{AS}	Address Setup Time	2			μs	
t_{OES}	OE Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AHL}	Address Hold Time	0			μs	
t_{OEH}	OE Hold Time	2			μs	
t_{DH}	Data Hold Time	2			μs	
t_{ENP}	Chip Enable High to Output Not Driven	0		130	ns	
t_{DV}	Data Valid from CE			1	μs	$CE = V_{IL}$, $OE = V_{IL}$
t_{PWL}	CE Pulse Width During Programming	45	50	55	ms	
t_{PR}	OE Pulse Rise Time During Programming	50			ns	
t_{VR}	V_{PP} Recovery Time	2			μs	

†A.C. TEST CONDITIONSInput Rises and Falls Times (10% to 90%) $\leq 20 \text{ ns}$

Input Pulse Levels 0.45V to 2.4V


Input Timing Reference Level 0.8V and 2.0V

Output Timing Reference Level 0.8V and 2.0V

NOTES:

1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
2. This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer driven — see timing diagram on page 5.
3. OE may be delayed up to $t_{ACC}-t_{OG}$ after the falling edge of CE without impacting t_{ACC} .
4. When programming the 2732A, a 0.1F capacitor is required across OE/V_{PP} and ground to suppress spurious voltage transients which may damage the device.

PROGRAMMING WAVEFORMS





2764 64K (8K x 8) UV ERASABLE PROM

- 200 ns (2764-2) Maximum Access Time ... HMOS®-E Technology
- Compatible with High-Speed 8MHz IAPX 186...Zero WAIT State
- Two Line Control
- Pin Compatible to 27128 EPROM
- Intelligent Programming™ Algorithm
- Industry Standard Pinout ... JEDEC Approved
- Low Active Current...100mA Max.
- ±10% V_{CC} Tolerance Available

The Intel 2764 is a 5V only, 65,536-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 2764 access time is 250 ns with speed selection available at 200 ns. The access time is compatible with high-performance microprocessors such as Intel's 8 MHz IAPX 186. In these systems, the 2764 allows the microprocessor to operate without the addition of WAIT states. The 2764 is also compatible with the 12 MHz 8051 family.

An important 2764 feature is the separate output control, Output Enable (DE) from the Chip Enable control (CE). The DE control eliminates bus contention in microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the DE and CE controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2764 has a standby mode which reduces power consumption without increasing access time. The maximum active current is 100 mA, while the maximum standby current is only 40 mA. The standby mode is selected by applying a TTL-high signal to the CE input.

±10% V_{CC} tolerance is available as an alternative to the standard ±5% V_{CC} tolerance for the 2764. This can allow the system designer more leeway with regard to his power supply requirements and other system parameters.

The 2764 is fabricated with HMOS®-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.




Figure 1. Block Diagram




Figure 2. Pin Configurations

Pin#	C1 IN	C2 IN	CS (DE)	AE (PGM)	DE	V _H	V _L	DC V _H	DC V _L
Read	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Output enable	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Standby	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Program	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Write	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Program inhibit	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Address register	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Inverted programming	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}
Programming	V _H	V _L	V _H	V _H	V _H	V _{CC}	GND	V _{CC}	V _{CC}

1. V_L can be V_{SS} or V_{TL}
2. V_{CC} = 12V ± 0.9V

*HMOS is a patented process of Intel Corporation

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embedded in an Intel Product. No Other Circuit Patent Licenses are Impaired.

© INTEL CORPORATION 1982

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
All Input or Output Voltages with Respect to Ground	+7.0V to -0.6V
Voltage on Pin 24 with Respect to Ground	+13.5V to -0.6V
V _{PP} Supply Voltage with Respect to Ground During Programming	+22V to -0.6V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings", may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	2764-2	2764	2764-3	2764-4	2764-35	2764-30	2764-43
Operating Temperature Range	0°C-70°C						
V _{CC} Power Supply ^{1,2}	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%
V _{PP} Voltage ²	V _{PP} = V _{CC}						

READ OPERATION**D.C. CHARACTERISTICS**

Symbol	Parameter	Limits				Condition
		Min	Typ	Max	Unit	
I _L	Input Load Current	/	/	-10	μA	V _{IN} = 5.5V
I _{OL}	Output Leakage Current	/	/	10	μA	V _{OUT} = 5.5V
I _{OPP1} ²	V _{PP} Current Read	/	/	5	mA	V _{PP} = 5.5V
I _{OCE1} ²	V _{CC} Current Standby	/	/	40	mA	OE = V _H
I _{CC2} ²	V _{CC} Current Active	70	100	100	mA	CE = OE = V _L
V _{IL}	Input Low Voltage	-1	-	+0	V	
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1	V	
V _{OL}	Output Low Voltage	/	/	45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4	-	V		I _{OL} = -400 μA




A.C. CHARACTERISTICS

Symbol	Parameter	2764-25 & 2764 Units				2764-35 & 2764-3 Units				2764-40 & 2764-4 Units				Total Comments
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit		
t _{AC}	Address to Output Delay	200	250	300	450	ns	ns	ns	ns	CE=OE=V _L	ns	ns	ns	
t _{CE}	CE to Output Delay	200	250	300	450	ns	ns	ns	ns	CE=V _H	ns	ns	ns	
t _{OE}	OE to Output Delay	75	100	120	150	ns	ns	ns	ns	CE=V _L	ns	ns	ns	
t _{OPF}	OE High to Output Float	0	60	0	60	0	105	0	130	0	130	ns	CE=V _L	
t _{OH}	Output Hold from Addressed, CE or OE Whichever Occurred First	0	0	0	0	0	0	0	0	0	0	ns	CE=OE=V _L	

- NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 2. V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{OL} and I_{OPP}.
 3. Typical values are for T_A = 25°C and nominal supply voltages.
 4. This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer driven — see timing diagram on page 3.

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Symbol	Parameter	Typ. ¹	Max.	Unit	Conditions
C_{in}	Input Capacitance	4	8	pF	$V_{in} = 0\text{V}$
C_{out}	Output Capacitance	8	12	pF	$V_{out} = 0\text{V}$

A.C. TESTING INPUT/OUTPUT WAVEFORM**A.C. TESTING LOAD CIRCUIT****A.C. WAVEFORMS**

NOTES: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
2. This parameter is only sampled and is not 100% tested.
3. OE may be delayed up to $t_{OE} - t_{CE}$ after the falling edge of CE without impact on t_{OE} .
4. t_{OE} is specified from OE or CE, whichever occurs first.

STANDARD PROGRAMMING**D.C. PROGRAMMING CHARACTERISTICS:** $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits			Test Conditions
		Min.	Max.	Unit	
I_{LI}	Input Current (All Inputs)		10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V_{IL}	Input Low Level (All Inputs)	-0.1	0.8	V	
V_{IH}	Input High Level	2.0	$V_{CC}+1$	V	
V_{OL}	Output Low Voltage During Verify		0.45	V	$I_{OL} = 2.1\text{ mA}$
V_{OH}	Output High Voltage During Verify	2.4		V	$I_{OH} = -400\text{ }\mu\text{A}$
I_{CC2}	V_{CC} Supply Current (Program & Verify)		100	mA	
I_{PP2}	V_{PP} Supply Current (Program)		30	mA	$CE = V_{IL} = PGD$
V_{ID}	As for I_{CC1} Input Identifier Voltage	11.5	12.5	V	

A.C. REPROGRAMMING CHARACTERISTICS: $T_A = 23 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits				Test Conditions*
		Min.	Typ.	Max.	Unit	
t_{AS}	Address Setup Time	2			μs	
t_{OS}	\bar{OE} Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	0			μs	
t_{DH}	Data Hold Time	2			μs	
t_{ODF}	Output Enable to Output Float Delay	0		130	ns	
t_{VPP}	V_{PP} Setup Time	2			μs	
t_{PW}	PGM Pulse Width During Programming	45	50	65	ns	
t_{CE}	CE Setup Time	2			μs	
t_{DV}	Data Valid from \bar{OE}			100	ns	

***A.C. CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 20ns

Input Pulse Levels 0.02V to 2.4V


Input Timing Reference Level 0.5V and 2.0V

Output Timing Reference Level 0.5V and 2.0V

NOTES:1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram on page 5.

STANDARD PROGRAMMING WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 2764 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2764 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2764 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 2764 window to prevent unintentional erasure.

The recommended erasure procedure for the 2764 is exposure to shortwave ultraviolet light which has a wavelength of

2537 Angstroms (Å). The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 μ W/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The 2764 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a 2764 can be exposed to without damage is 7258 μ W/cm² (1 week @ 1200 μ W/cm²). Exposure of the 2764 to high intensity UV light for long periods may cause permanent damage.

DEVICE OPERATION

The eight modes of operation of the 2764 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for intelligent identifier mode.

TABLE 1. MODE SELECTION

MODE	PIN#	CE (20)	OE (22)	PGM (27)	A ₉ (24)	V _{PP} (1)	V _{CC} (20)	Outputs (11-13, 15- -18)
Read	V _{IL}	V _{IH}	V _{IH}	X	V _{CC}	V _{CC}		D _{OUT}
Output Disable	V _{IL}	V _{IH}	V _{IH}	X	V _{CC}	V _{CC}		High Z
Standby	V _{IH}	X	X	X	V _{CC}	V _{CC}		High Z
Program	V _{IL}	V _{IH}	V _{IL}	X	V _{PP}	V _{CC}		D _{IN}
Verify	V _{IL}	V _{IL}	V _{IH}	X	V _{PP}	V _{CC}		D _{OUT}
Program Inhibit	V _{IH}	X	X	X	V _{PP}	V _{CC}		High Z
Intelligent Identifier	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{CC}	V _{CC}		Codes
Intelligent Programming	V _{IL}	V _{IH}	V _{IL}	X	V _{PP}	V _{CC}		D _{IN}

NOTES:
 1. X can be V_{IH} or V_{IL}.
 2. V_{IL} = 12.5V ± 0.5V.

READ MODE

The 2764 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from CE to output (t_{OG}). Data is available at the outputs after a delay of t_{OG} from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least $t_{ACC} - t_{OG}$.

STANDBY MODE

The 2764 has standby mode which reduces the maximum exiting current from 100 mA to 40 mA. The 2764 is placed in the standby mode by applying a TTL-high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the CE input.

Outputs Gated Writing

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, CE (pin 20) should be decoded and used as the primary device selecting function, while OE (pin 22) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all selected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

System Considerations

The power switching characteristics of NMOS-E EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer — the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note, AN-72, and by properly selected decoupling capacitors. It is recommended that a 0.1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk-electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effect of PCB board-traces.

PROGRAMMING MODES

Caution: Exceeding 22V on pins 1 (V_{PP}) or 23 (V_{CC}) permanently damage the 2764.

Initially, and after each erasure, all bits of the 2764 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2764 is in the programming mode when V_{PP} input is at 21V and CE and PGM are both at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Standard Programming

For programming, CE should be kept TTL-low at all times while V_{PP} is kept at 21V. When the address and data are stable, a 50 nsec, active-low, TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 65 nsec.

Programming of multiple 2764s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2764s may be connected together when they are programmed with the same data. A low-level TTL pulse applied to the PGM input programs the paralleled 2764s.

Program Inhibit

Programming of multiple 2764s in parallel with different data is also easily accomplished by using the Program Inhibit




Figure 3. 2764 Intelligent Programming™ Flowchart

mode. A high-level CE or PGM input inhibits the other 2764s from being programmed. Except for CE, all like inputs (including OE) of the parallel 2764s may be common. A TTL low-level pulse applied to a 2764 CE and PGM input with Vpp at 21V will program that 2764.

Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with CE and OE at V_{IH} , PGM at V_{IH} and Vpp at 21V.

Intelligent Programming™ Algorithm

The 2764 Intelligent Programming Algorithm allows Intel 2764s to be programmed in a significantly faster time than the standard 50 msec per-byte programming routine. Typical programming times for 2764s are on the order of a minute and a half, which is a five-fold reduction in programming time from the standard method. This fast algorithm results in the same reliability characteristics as the standard 50 msec algorithm. A flowchart of the Intelligent Programming Algorithm is shown in Figure 3. This is compatible with the 27128 Intelligent Programming Algorithm.

With the standard programming method, data is programmed into a selected 2764 location by a single 50 msec, active-low, TTL pulse applied to the PGM pin. The Intelligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 4X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular 2764

location, before a correct verify occurs. Up to 15 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6.0V$ and $V_{PP} = 21.0V$. When the Intelligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = V_{PP} = 6.0V$.

Intelligent Programming™ Algorithm

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ C$, $V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits			Test Conditions
		Min.	Max.	Unit	
I _{L1}	Input Current (All Inputs)		10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V _{IL}	Input Low Level (All Inputs)	-0.1	0.8	V	
V _{IH}	Input High Level	2.0	$V_{CC} + 1$	V	
V _{OL}	Output Low Voltage During Verify		0.45	V	$I_{OL} = 2.1$ mA
V _{OH}	Output High Voltage During Verify	2.4		V	$I_{OH} = -400$ μA
I _{CC2}	V_{CC} Supply Current (Program & Verify)		100	mA	
I _{PP2}	V_{PP} Supply Current (Program)		30	mA	$CE = V_{IL} = PGM$
V _{IP}	Ag for Intelligent Identifier Voltage	11.5	12.5	V	

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ C$, $V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits			Test Conditions*
		Min.	Typ.	Max.	
t _{ASB}	Address Setup Time	2			μs
t _{OES}	OE Setup Time	2			μs
t _{DS}	Data Setup Time	2			μs
t _{AH}	Address Hold Time	0			μs
t _{DH}	Data Hold Time	2			μs
t _{OF}	Output Enable to Output Float Delay	0		150	ns
t _{VPS}	V_{PP} Setup Time	2			μs
t _{VCS}	V_{CC} Setup Time	2			μs
t _{PPW}	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms (see Note 3)
t _{OPW}	PGM Overprogram Pulse Width	3.8		63	ms (see Note 2)
t _{CES}	CE Setup Time	2			μs
t _{OE}	Data Valid from OE			150	ns


*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 20 ns
 Input Pulse Levels 0.45V to 2.4V
 Input Timing Reference Level 0.8V and 2.0V
 Output Timing Reference Level 0.8V and 2.0V

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
2. The length of the overprogram pulse will vary from 3.8 msec to 63 msec as a function of the iteration counter value X.
3. Initial Program Pulse width tolerance is 1 msec ± 5%.
4. This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer driven — see timing diagram on page 9.

Intelligent Programming™ WAVEFORMS



Intelligent Identifier™ Mode

The Intelligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range.

To activate this mode, the programming equipment must force 11.5V to 12.3V on address line A0 (pin 24) of the 2764. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Intelligent Identifier Mode.

Byte O (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Intel 2764, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (O₇) defined as the parity bit.

During 1982, Intel will begin manufacturing 2764s that will contain the intelligent identifier feature. Earlier generation devices will not contain identifier information, and if erased, will respond with a "one" (V_{OH}) on each data line when operated in this mode. Programmed, pre-identifier mode 2764s will respond with the current data contained in locations 0 to 1 when subjected to the intelligent identifier operation.

Table 2. 2764 Intelligent Identifier™ Bytes

Pins Identifier	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	V _{IL}	1	0	0	0	1	0	0	1	89
Device Code	V _{IH}	0	0	0	0	0	0	1	0	02



27128

128K (16K x 8) UV ERASABLE PROM

- 250 ns Maximum Access Time . . .
HMOS®-E Technology
- Compatible with High-Speed 8 MHz
iAPX 186...Zero WAIT State
- Two-Line Control
- Pin Compatible to 2704 EPROM
- Industry Standard Pinout . . . JEDEC Approved
- ± 10% V_{CC} Tolerance Available
- Low Active Current . . . 100 mA Max.
- Intelligent Programming™ Algorithm


The Intel 27128 is a 5V only, 131,072-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 27128 access time is 250 ns which is compatible with high-performance microprocessors such as Intel's 8 MHz iAPX 186. In these systems the 27128 allows the microprocessor to operate without the addition of WAIT states. The 27128 is also compatible with the 12 MHz 8051 family.

An important 27128 feature is the separate output control, Output Enable (OE) from the Chip Enable control (CE). The OE control eliminates bus contention in microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the OE and CE controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 27128 has standby mode which reduces the power consumption without increasing access time. The maximum active current is 100 mA, while the maximum standby current is only 40 mA. The standby mode is selected by applying a TTL-high signal to the CE input..

±10% V_{CC} tolerance is available as an alternative to the standard ±5% V_{CC} tolerance for the 27128. This can allow the system designer more leeway with regard to his power supply requirements and other system parameters.

The 27128 is fabricated with HMOS®-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.



MODE SELECTION

Mode	OE	CE	PGW	A ₀	V _{PP}	V _{CC}	Outputs
Read	V _{IL}	V _{IL}	V _{IL}	#	V _{CC}	V _{CC}	High Z
Output Disable	V _{IL}	V _{IL}	V _{IL}	#	V _{CC}	V _{CC}	High Z
Standby	V _{IL}	V _{IL}	V _{IL}	V _{CC}	V _{CC}	V _{CC}	High Z
Program	V _{IL}	V _{IL}	V _{IL}	#	V _{PP}	V _{CC}	Dir.
Verify	V _{IL}	V _{IL}	V _{IL}	#	V _{PP}	V _{CC}	Dir.
Program Inhibit	V _{IL}	V _{IL}	V _{IL}	#	V _{PP}	V _{CC}	High Z
Intelligent Identifier	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{CC}	V _{CC}	Code
Intelligent Programming	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{PP}	V _{CC}	Dir.

NOTES:
1. Except for V_{PP} & V_{IL}.
2. V_{IL} = 1.6V - 3.5V

*HIMOS is a patented process of Intel Corporation

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.
INTEL CORPORATION 1984 NOVEMBER 1987 ORDER NUMBER: 210224-098

NOTE: INTEL UNIVERSAL SITE COMPATIBLE EPROM PIN CONFIGURATIONS ARE SHOWN IN THE BLOCKS ADJACENT TO THE 27128 PADS.

Figure 2. Pin Configurations

PIN NAMES	
A ₀ -A ₁₃	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
O-O	OUTPUTS
PGW	PROGRAM
NC	NO CONNECT

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
All Input or Output Voltages with Respect to Ground	+7.0V to -0.6V
Voltage on Pin 24 with Respect to Ground	+13.5V to -0.6V
V _{PP} Supply Voltage with Respect to Ground During Programming	+22V to -0.6V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	27128	27128-3	27128-4	27128-25	27128-30	27128-45
Operating Temperature Range	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C
V _{CC} Power Supply ^{1,2}	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%
V _{PP} Voltage ²	V _{PP} = V _{CC}					

READ OPERATION**D.C. CHARACTERISTICS**

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I _{IL}	Input Load Current			10	μA	V _{IL} = 5.5V
I _{OL}	Output Leakage Current			10	μA	V _{OL} = 5.5V
I _{SS} ³	V _{PP} Current Read/Standby			5	mA	V _{PP} = 5.5V
I _{CC1} ⁴	V _{CC} Current Standby		15	40	mA	CE = V _{IL}
I _{CC2} ⁴	V _{CC} Current Active		60	100	mA	CE = OE = V _{IL}
V _{IL}	Input Low Voltage	-1		+0	V	
V _{IH}	Input High Voltage	2.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA

A.C. CHARACTERISTICS

Symbol	Parameter	27128-25 & 27128 Limits		27128-30 & 27128-3 Limits		Units	Test Conditions
		Min.	Max.	Min.	Max.		
t _{ACC}	Address to Output Delay		250		300	ns	CE = OE = V _{IL}
t _{CE}	CE to Output Delay		250		300	ns	OE = V _{IL}
t _{OE}	OE to Output Delay		100		120	ns	CE = V _{IL}
t _{OP} ⁴	OE High to Output Float	0	80	0	105	0	130 ns
t _{OH}	Output Hold from Addressed, CE or OE Whichever Occurred First	0		0		0	CE = OE = V _{IL}


NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
2. V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.
3. Typical values are for TA = 25°C and nominal supply voltages.
4. This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer driven—see timing diagram on page 3.


CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

Symbol	Parameter	Typ. ¹	Max.	Unit	Conditions
C_{in}^I	Input Capacitance	4	6	pF	$V_{in} = 0\text{V}$
C_{out}	Output Capacitance	8	12	pF	$V_{out} = 0\text{V}$


A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



NOTES:

1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
2. This parameter is only sampled and is not 100% tested.
3. OE may be delayed up to $t_{ACC} - t_{OG}$ after the falling edge of CE without impact on t_{ACC} .
4. tpe is specified from OE or CE, whichever occurs first.

STANDARD PROGRAMMINGD.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits			Test Conditions
		Min.	Max.	Unit	
I_{L1}	Input Current (All Inputs)		10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V_{OL}	Output Low Voltage During Verify		0.45	V	$V_{OL} = 2.1\text{ mA}$
V_{OH}	Output High Voltage During Verify	2.4		V	$V_{OH} = -400\text{ }\mu\text{A}$
V_{IL}	Input Low Level (All Inputs)	-0.1	0.0	V	
V_{IH}	Input High Level	2.0	$V_{CC} + 1$	V	
I_{CC1}	V_{CC} Supply Current (Program Inhibit)		40	mA	$CE = V_{IH}$
I_{CC2}	V_{CC} Supply Current (Program & Verify)		100	mA	
I_{PP1}	V_{PP} Supply Current (Program)		50	mA	$CE = V_{IL} = PGM$
I_{PP2}	V_{PP} Supply Current (Verify)		5	mA	$CE = V_{IL}$, $PGM = V_{IH}$
I_{PP3}	V_{PP} Supply Current (Program Inhibit)		5	mA	$CE = V_{IH}$
V_{ID}	As Intelligent Identifier Voltage	11.5	12.5	V	

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)

Symbol	Parameter	Limits				Test Conditions*
		Min.	Typ.	Max.	Unit	
t_{AS}	Address Setup Time	2			μs	
t_{OE}	\bar{OE} Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	0			μs	
t_{DH}	Data Hold Time	2			μs	
t_{OPF}^2	Output Enable to Output Float Delay	0		130	ns	
t_{VS}	V_{PP} Setup Time	2			μs	
t_{PW}	PGM Pulse Width During Programming	45	.50	55	ns	
t_{CS}	CE Setup Time	2			μs	
t_{DV}	Data Valid from \bar{OE}			150	ns	

***A.C. CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%) 20 ns

Input Pulse Levels 0.45V to 2.4V


Input Timing Reference Level 0.8V and 2.0V

Output Timing Reference Level 0.8V and 2.0V

NOTES:1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram on page 5.

STANDARD PROGRAMMING WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 27128 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (\AA). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 \AA range. Data show that constant exposure to room level fluorescent lighting could erase the typical 27128 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 27128 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 27128 window to prevent unintentional erasure.

The recommended erasure procedure for the 27128 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (\AA). The integrated dose (i.e., UV Intensity \times exposure time) for erasure should be a minimum of 15 Ws/cm^2 . The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu\text{W}/\text{cm}^2$ power rating. The 27128 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a 27128 can be exposed to without damage is 7258 Ws/cm^2 (1 week).

12000 $\mu\text{W}/\text{cm}^2$. Exposure of the 27128 to high intensity UV light for long periods may cause permanent damage.

DEVICE OPERATION

The eight modes of operation of the 27128 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{pp} and 12V on A9 for intelligent Identifier mode.

Table 1. Mode Selection

Modes \ Pins	V _L	V _H	V _H	X	V _{cc}	V _{cc}	Outputs (11-12, 15-16)
Read	V _L	V _H	V _H	X	V _{cc}	V _{cc}	D _{OUT}
Output Disable	V _L	V _H	V _H	X	V _{cc}	V _{cc}	High Z
Standby	V _H	X	X	X	V _{cc}	V _{cc}	High Z
Program	V _L	V _H	V _L	X	V _{pp}	V _{cc}	D _{IN}
Verify	V _L	V _H	V _H	X	V _{pp}	V _{cc}	D _{OUT}
Program Inhibit	V _H	X	X	X	V _{pp}	V _{cc}	High Z
Intelligent Identifier	V _L	V _H	V _H	V _H	V _{cc}	V _{cc}	Code
Intelligent Programming	V _L	V _H	V _L	X	V _{pp}	V _{cc}	D _{IN}

NOTES:

1. X can be V_H or V_L
2. V_H = 12.0V ± 0.5V

READ MODE

The 27128 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{OG}). Data is available at the outputs after a delay of t_{OG} from the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC} - t_{OG}$.

STANDBY MODE

The 27128 has standby mode which reduces the maximum active current from 100 mA to 40 mA. The 27128 is placed in the standby mode by applying a TTL-high signal to the \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Output OR-Timing

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, \overline{CE} (pin 20) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

System Considerations

The power switching characteristics of HMOS-E EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these

transient current peaks is dependent on the output capacitive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note, AP-72, and by properly selected decoupling capacitors. It is recommended that a $0.1 \mu F$ ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu F$ bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of PC board traces.

PROGRAMMING MODES

Caution: Exceeding 22V on pin 1 (V_{PP}) will permanently damage the 27128.

Initially, and after each erasure, all bits of the 27128 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 27128 is in the programming mode when V_{PP} input is at 21V and \overline{CE} and \overline{PGM} are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Standard Programming

For programming, \overline{CE} should be kept TTL-low at all times while V_{PP} is kept at 21V. When the address and data are stable, a 50 msec. active-low, TTL program pulse is applied to the \overline{PGM} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

Programming of multiple 27128s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 27128s may be connected together when they are programmed with the same data. A low-level TTL pulse applied to the \overline{PGM} input programs the paralleled 27128s.




Figure 3. 27128 Intelligent Programming™ Flowchart

Program Inhibit

Programming of multiple 27128s in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE or PGM input inhibits the other 27128s from being programmed. Except for CE, all like inputs (including OE) of the parallel 27128s may be common. A TTL low-level pulse applied to the CE and PGM Inputs with V_{pp} at 21V will program the selected 27128.

Verify

A verify should be performed on the programmed bits to determine that they have been correctly

programmed. The verify is performed with CE and OE at V_{IL}, PGM at V_{IH} and V_{pp} at 21V.

Intelligent Programming™ Algorithm

The 27128 Intelligent Programming Algorithm allows Intel 27128s to be programmed in a significantly faster time than the standard 50 msec per byte programming routine. Typical programming times for 27128s are on the order of two minutes, which is a six-fold reduction in programming time from the standard method. This fast algorithm results in the same reliability characteristics as the standard 50 msec algorithm. A flowchart of the 27128 Intelligent

Programming Algorithm is shown in Figure 3. This is compatible with the 2764 Intelligent Programming Algorithm.

With the standard programming method, data is programmed into a selected 27128 location by a single 50 nsec, active-low, TTL pulse applied to the PGM pin. The Intelligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length X msec. X is an iteration

counter and is equal to the number of the initial one millisecond pulses applied to a particular 27128 location, before a correct verify occurs. Up to 15 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

Intelligent Programming™ Algorithm

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 0.0V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$

Symbol	Parameter	Limits			Test Conditions (see Note 3)
		Min.	Typ.	Max.	
I _{IL}	Input Current (All Inputs)	-1.5mA	-	10 μA	$V_{IL} = V_{IH}$ or $V_{IL} = V_{IH}$
V _{IL}	Input Low Level (All Inputs)	-0.1	-0.3	-V _{IL}	-
V _{IL}	Input High Level	2.0	V _{CC} +1	V	-
V _{OL}	Output Low Voltage During Verify	-	-0.45	-V _{OL}	-2.1 mA
V _{OH}	Output High Voltage During Verify	2.4	-	V	$V_{OH} = -400 \mu\text{A}$
I _{CC2}	V _{CC} Supply Current (Program & Verify)	-	100	mA	-
I _{PP2}	V _{PP} Supply Current (Program)	-	30	mA	$CE = V_{IL} = PGM$
V _{ID}	A ₉ Intelligent Identifier Voltage	11.5	12.5	-V _{ID}	-

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 0.0V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$

Symbol	Parameter	Limits			Test Conditions (see Note 1)
		Min.	Typ.	Max.	
t _{AS}	Address Setup Time	-	2	-	-
t _{OES}	OE Setup Time	2	3 μsec	10	CD
t _{DS}	Data Setup Time	-	2	-	μsec
t _{AH}	Address Hold Time	-	-	-	-
t _{DH}	Data Hold Time	-	-	-	-
t _{OFP}	Output Enable to Output Float Delay	0	-	150 μsec	-
t _{VPP}	V _{PP} Setup Time	-	2	-	μsec
t _{VCS}	V _{CC} Setup Time	-	2	-	μsec
t _{PP}	PGM Initial Program Pulse Width	0.95	1.0	1.05 ms	(see Note 3)
t _{OPW}	PGM Overprogram Pulse Width	3.6	63	ms	(see Note 2)
t _{CES}	CE Setup Time	-	2	-	μsec
t _{GE}	Data Valid from OE	-	-	150 ns	-


*A.C. CONDITIONS OF TEST

- Input Rise and Fall Times (10% to 90%) 20 ns
- Input Pulse Levels 0.45V to 2.4V
- Input Timing Reference Level 0.8V and 2.0V
- Output Timing Reference Level 0.8V and 2.0V

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
2. The length of the overprogram pulse will vary from 3.6 msec to 63 msec as a function of the iteration counter value X.
3. Initial Program Pulse width tolerance is 1 msec \pm 5%.
4. This parameter is only sampled as is not 100% tested. Output float is defined as the point where data is no longer driven—see timing diagram on page 9.

Intelligent Programming™ WAVEFORMS



Intelligent Identifier™ Mode

The Intelligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^\circ\text{C} \pm 5^\circ\text{C}$ ambient temperature range.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the 27128. Two identifier bytes may then be sequenced from the device outputs by toggling address line A9 (pin 10) from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Intelligent Identifier Mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code and byte 1 ($A_0 = V_{IH}$) the device identifier code. For the Intel 27128, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (0) defined as the parity bit.

Intel will begin manufacturing 27128s during 1982 that will contain the Intelligent Identifier feature. Earlier generation devices will not contain identifier information, and if erased, will respond with a "one" (V_{OH}) on each data line when operated in this mode. Programmed, pre-identifier mode 27128s will respond with the current data contained in locations 0 and 1 when subjected to the intelligent identifier operation.

Table 2. 27128 Intelligent Identifier Bytes

Identifier \ Pin#	A ₀ (10)	O ₇ (18)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	V_{IL}	1	0	0	0	1	0	0	1	89
Device Code	V_{IH}	1	0	0	0	0	0	1	1	83

27256 256K (32K x 8) UV ERASABLE PROM

- Software Carrier Capability
- 250 ns Maximum Access Time
- Two-Line Control
- Intelligent Identifier™ Mode

- Industry Standard Pinout... JEDEC Approved
- Low Power
 - 100 mA max. Active
 - 40 mA max. Standby
- Intelligent Programming™ Algorithm

The Intel 27256 is a 5V only, 262,144-bit ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM). Organized as 32K words by 8 bits, individual bytes are accessed in under 250ns. This is compatible with high performance microprocessors, such as the Intel 3MHz iAPX 163, allowing full speed operation without the addition of performance-degrading WAIT states.

The 27256 enables implementation of new, advanced systems with firmware intensive architectures. The combination of the 27256's high density, cost effective EPROM storage, and new advanced microprocessors having megabit addressing capability provides designers with opportunities to engineer user-friendly, high reliability, high-performance systems.

The 27256's large storage capability of 32K bytes enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a 27256 EPROM directly on a system's memory bus. This would permit immediate microprocessor access and execution of software and eliminate the need for time consuming disk accesses and downloads.




Figure 1. Block Diagram

REGS	PINS	C8 (20)	C8 (21)	A8 (22)	V _{PP} (11)	V _{CC} (28)	OUTPUTS (11-12,15-19)
Read	V _{PP}	V _{IN}	X	V _{CC}	V _{CC}	DATA	
Output Disable	V _{PP}	V _{IN}	X	V _{CC}	V _{CC}	High Z	
Standby	V _{PP}	X	X	V _{CC}	V _{CC}	High Z	
Intelligent Programming	V _{PP}	V _{IN}	X	V _{PP}	V _{CC}	D _{IN}	
Verify	V _{PP}	V _{IN}	X	V _{PP}	V _{CC}	Data?	
Program inhibit	V _{PP}	V _{IN}	X	V _{PP}	V _{CC}	High Z	
Intelligent Identifier	V _{PP}	V _{IN}	V _{IN}	V _{CC}	V _{CC}	Code	

NOTES

- 1 X can be V_{IN} or V_{SS}
- 2 V_{PP} = 12.6V - 0.4V

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Enclosed in an Intel Product. No Other Circuit Patent Licenses are Granted.
© INTEL CORPORATION, 1982

4-30

DECEMBER 1982

ORDER NUMBER 27256-001




Figure 2. Pin Configurations

PIN NAMES	
A ₁ -A ₄	ADDRESSES
C8	CHIP ENABLE
C8	OUTPUT ENABLE
C ₉ -C ₁₂	OUTPUTS
PGND	PROGRAM
N.C.	NO CONNECT



UV ERASABLE PROM FAMILY EXPRESS


- 0-70°C Temperature Range Standard
- Extended Temperature Range -40°C - +85°C Available
- Two Line Control
- 168±8 Hour Burn-In Available
- Industry Standard Pinout . . . JEDEC Approved
- Inspected To 0.1% AQL

The Intel EXPRESS EPROM family is a series of ultraviolet erasable and electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. Intel's JEDEC approved 28 pin Universal Memory Socket provides the industry standard upgrade path to higher density EPROMs.

EXPRESS EPROM products are available with 168±8 hour, 125°C dynamic burn-in using Intel's standard bias configuration (equivalent to MIL-STD-883B). This process exceeds or meets most industry specifications of burn-in.

The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to 85°C) EXPRESS products are available. EXPRESS products plus military grade EPROMs (-55°C to 125°C) provide the most complete choice of standard and extended temperature range EPROMs available.

Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.



PIN CONFIGURATION



EXPRESS
EPRoM Product Family

Type	Organization	Maximum Access (ns)	Power Supply	Operating Temperature (°C)	Burn-in 125°C (hr)
QD2716-1	2048x8	350	5V ± 10%	0 to 70	168±8
QD2716-2	2048x8	300	5V ± 5%	0 to 70	168±8
QD2716	2048x8	450	5V ± 5%	0 to 70	168±8
LD2710	2048x8	400	5V ± 5%	-40 to 85	168±8
TD2710	2048x8	400	5V ± 5%	-40 to 85	NONE
QD2732A-2	4096x8	200	5V ± 5%	0 to 70	168±8
QD2732A	4096x8	250	5V ± 5%	0 to 70	168±8
QD2732A-3	4096x8	300	5V ± 5%	0 to 70	168±8
QD2732A-4	4096x8	450	5V ± 5%	0 to 70	168±8
QD2732A-20	4096x8	200	5V ± 10%	0 to 70	168±8
QD2732A-25	4096x8	250	5V ± 10%	0 to 70	168±8
QD2732A-30	4096x8	300	5V ± 10%	0 to 70	168±8
LD2732A	4096x8	250	5V ± 5%	-40 to 85	168±8
LD2732A-4	4096x8	450	5V ± 5%	-40 to 85	168±8
LD2732A-25	4096x8	250	5V ± 10%	-40 to 85	168±8
LD2732A-45	4096x8	450	5V ± 10%	-40 to 85	168±8
TD2732A	4096x8	250	5V ± 5%	-40 to 85	NONE
TD2732A-4	4096x8	450	5V ± 5%	-40 to 85	NONE
TD2732A-25	4096x8	250	5V ± 10%	-40 to 85	NONE
TD2732A-45	4096x8	450	5V ± 10%	-40 to 85	NONE
QD2764-2	8192x8	200	5V ± 5%	0 to 70	168±8
QD2764	8192x8	250	5V ± 5%	0 to 70	168±8
QD2764-3	8192x8	300	5V ± 5%	0 to 70	168±8
QD2764-4	8192x8	450	5V ± 5%	0 to 70	168±8
QD2764-25	8192x8	250	5V ± 10%	0 to 70	168±8
QD2764-30	8192x8	300	5V ± 10%	0 to 70	168±8
QD2764-45	8192x8	450	5V ± 10%	0 to 70	168±8
LD2764	8192x8	250	5V ± 5%	-40 to 85	168±8
LD2764-4	8192x8	450	5V ± 5%	-40 to 85	168±8
LD2764-25	8192x8	250	5V ± 10%	-40 to 85	168±8
LD2764-45	8192x8	450	5V ± 10%	-40 to 85	168±8
TD2764	8192x8	250	5V ± 5%	-40 to 85	NONE
TD2764-4	8192x8	450	5V ± 5%	-40 to 85	NONE
TD2764-25	8192x8	250	5V ± 10%	-40 to 85	NONE
TD2764-45	8192x8	450	5V ± 10%	-40 to 85	NONE
QD27128	16384x8	250	5V ± 5%	0 to 70	168±8
QD27128-3	16384x8	300	5V ± 5%	0 to 70	168±8

**EXPRESS
EPROM Product Family
(Cont.)**

Type	Organization	Maximum Access (ns)	Power Supply	Operating Temperature (°C)	Burn-in 125°C (hr)
QD27128-4	16324x8	450	5V ± 5%	0 to 70	103 ± 8
QD27128-15	16324x8	250	5V ± 10%	0 to 70	150 ± 8
QD27128-45	16324x8	450	5V ± 10%	0 to 70	100 ± 8
LD27128	16324x8	250	5V ± 5%	-40 to 65	169 ± 8
LD27128-4	16324x8	450	5V ± 5%	-40 to 65	169 ± 8
LD27128-4L	16324x8	450	5V ± 10%	-40 to 65	169 ± 8
TD27110	16324x8	250	5V ± 5%	-40 to 65	NONE
TD27128-4	16324x8	450	5V ± 5%	-40 to 65	NONE
TD27128-45	16324x8	450	5V ± 10%	-40 to 65	NONE




Figure 1. Burn-in Bias and Timing Diagrams

READ OPERATION

D.C. AND A.C. CHARACTERISTICS

Electrical Parameters of EXPRESS EPROM products are identical to standard data sheet parameters except for:

Symbol	Parameter	Units								Test Conditions	
		TD2719 LD2719		TD2732A LD2732A		TD2764 LD2764		TD27120 LD27120			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
T _{OD}	Output Enable to Output Delay (ns)		150							CE = V _H	
I _{OF}	Output Enable to Output Float (ns)	0	130							CE = V _L	
I _{CC1}	V _{CC} Standby Current (mA)				45		50		50	OE = V _H , OE = V _L	
I _{CC2}	V _{CC} Active Current (mA)				150		125		125	OE = CE = V _L	

Description

The μPD4016 is a 16384-bit static Random Access Memory device organized as 2048 words by 8 bits. Using a scaled NMOS technology, its design provides the ease-of-use features associated with non-nocked static memories. The μPD4016 has a three-state output and offers a stand-by mode with an attendant 75% savings in power consumption. It features equal access and cycle times and provides an output enable function that eliminates the need for external bus buffers. The μPD4016 is packaged in a standard 24-pin dual-in-line package and is plug-compatible with 16K EPROMS.

Features

- Scaled NMOS technology
- Completely static memory; no clock, no refresh
- Equal access and cycle times
- Single +5V supply
- Automatic power-down
- All inputs and outputs directly TTL-compatible
- Common I/O capability
- OE eliminates need for external bus buffers
- Three-state outputs
- Plug-compatible with 16K 5V EPROMS
- Low power dissipation in standby mode
- Available in a standard 24-pin dual-in-line package

	Access Time	Power Cycles
μPD4016-1	350 ns	250 ns
μPD4016-2	200 ns	200 ns
μPD4016-3	180 ns	150 ns


Pin Configuration



Pin Names	
A8-A15	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
DQ1-DQ8	Data Input/Output
VCC	Power (+5V)
VSS	Grounded

Mode Table			
C0	C1	WE	MODE
H	X	X	Not Selected
L	L	H	Read
L	H	L	Write
L	L	L	Write

Block Diagram



Absolute Maximum Ratings*

$T_A = 25^\circ\text{C}$

Temperature Under Bias	-10°C to 85°C
Storage Temperature	65°C to 150°C
Voltage on any pin with respect to Ground	-0.5V to 7V
D.C. Output Current	20mA
Power Dissipation	1W

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

$T_A = 25^\circ\text{C}, f = 1\text{MHz}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input Capacitance	C_{IN}	—	5	10	pF	$V_{DD} = 0V$
SO Capacitance	C_{SO}	—	7	10	pF	$V_{DD} = 0V$

This parameter is sampled and not 100% tested.

μ PD4016

DC Characteristics

$T_a = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$

Parameter	Symbol	LIMITS			Test Conditions	
		Min	Typ	Max	Unit	
Input Leakage Current	I_{IL}		10	..A	$V_{CC} = 5\text{V}$ $V_{IN} = 0\text{V}$ to V_{CC}	
Output Leakage Current	I_{OL}		10	..A	$V_{CC} = 5\text{V}$ $V_{OUT} = 0\text{V}$ to V_{CC}	
Operating Current	I_{CC}		60	..A	$V_{CC} = 5\text{V}$, $CE = VL$ Operating Duty	
Standby Current	I_{SS}		15	..A	$V_{CC} = 0$ to 5V $CE = VH$	
Input Line Voltage	V_{IL}	-1.5	1.5	1.5	V	
Input High Voltage	V_{IH}	2.0	3.0	4.0	V	
Output Low Voltage	V_{OL}		0.0	V	$VL = 4\text{mV}$	
Output High Voltage	V_{OH}	2.4	3.0	V	$VH = 1\text{mV}$	
Output Short Circuit Current	I_{SD}	1.0	1.0	1.0	A	$V_{OUT} = VDIO$ to V_{SL}

AC Test Conditions

Input Pulse Levels	0.0V to 2.2V
Input Rise and Fall Times	10ns/ps
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V




Figure 1 - Output Load




Figure 2 - Transition Load

AC Characteristics

Read Cycle
 $T_a = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$

Parameter	Symbol	LIMITS						Notes
		μ PD4016-1	μ PD4016-2	μ PD4016-3	μ PD4016-2	μ PD4016-3	μ PD4016-1	
Read Cycle Time	t_{RC}	150	200	250	200	250	250	1
Address Access Time	t_{AA}		150		200		250	
Write Setup Time	t_{WS}		150		200		250	2
Output Hold from Address Change	t_{OH}	10	10	10	10	10	10	
Write Preparation to Output in Line 1	t_{WP1}	10	10	10	10	10	10	3,4
Write Preparation to Output in Line 2	t_{WP2}	10	10	10	10	10	10	3,4
Output Enable to Output in Line 1	t_{OE1}	10	10	10	10	10	10	3,4
Output Enable to Output in Line 2	t_{OE2}	10	10	10	10	10	10	3,4
Line Preparation to Power-up Time	t_{LP1}	0	0	0	0	0	0	4
Line Preparation to Power-down Time	t_{LP2}	TC	TC	TC	TC	TC	TC	4

Write Cycle
 $T_a = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$

Parameter	Symbol	LIMITS						Notes
		μ PD4016-1	μ PD4016-2	μ PD4016-3	μ PD4016-2	μ PD4016-3	μ PD4016-1	
Write Cycle Time	t_{WC}	150	200	250	200	250	250	
Drop Select on 10 End of Write	t_{DS10}	100	100	100	100	100	100	
Address Valid at End of Write	t_{AV}	50	120	180	120	180	180	
Address Setup Time	t_{AS}	0	0	0	0	0	0	
Write Pulse Width	t_{WP}	60	100	120	100	120	120	B
Write Recovery Time	t_{WR}	10	10	10	10	10	10	
Data Valid to End of Write	t_{DV}	50	60	80	60	80	80	
Data Hold Time	t_{DH}	0	0	0	0	0	0	
Write Enable to Output in Line 1	t_{WE1}	10	10	10	10	10	10	4,7
Output Active from End of Write	t_{OA}	10	10	10	10	10	10	4,7


Notes

- All Read Cycle timings are referenced from the last valid address to the first transitioning address.
- Address valid prior to or coincident with CS transition low.
- Transition is measured $\pm 200\text{mV}$ from steady state voltage with specified load of Figure 1.
- This parameter is sampled and not 100% tested.
- If CS and OE are both low before write enabled, $WIP = tWZ + DW$.
- Transition is measured $\pm 200\text{mV}$ from steady state voltage with specified loading in Figure 2.
- This parameter is sampled and not 100% tested.


Timing Waveforms

Write Cycle No. 1 (\overline{WE} Controlled)

μPD4016




Write Cycle No. 2 (CS Controlled)




μ PD4016

Read Cycle No. 1 ① ② ③



Read Cycle No. 2 ① ② ③




Read Cycle No. 3 ① ②

Notes: ① Address valid prior to or coincident with \overline{CS} transition low.


- ② $WE =$ high for Read Cycles.
- ③ Device is continuously selected, $\overline{CS} = V_{IL}$.
- ④ $OE = V_{IL}$.

Package Outlines
 μ PD4016C

μ PD4016



μ PD4016D



Plastics

Lead	Micrometers	Inches
A	13 Min	1.2 Max
B	2.83	0.11
C	3.84	0.15
D	0.5 ± 0.1	0.02 ± 0.004
E	27.04	1.1
F	1.5	0.059
G	2.54 Min	0.1 Min
H	0.5 Min	0.02 Min
I	8.93 Min	0.35 Min
J	6.72 Min	0.26 Min
K	16.24	0.6
L	13.2	0.52
M	0.25 ± 0.10 - 0.05	0.024 + - 0.0019

Cord'g

Lead	Micrometers	Inches
A	33.3 Max	1.32 Max
B	2.78	0.11
C	3.84	0.15
D	0.48	0.019
E	27.04	1.1
F	1.5	0.059
G	2.54 Min	0.1 Min
H	0.5 Min	0.02 Min
I	8.93 Max	0.38 Max
J	6.72 Min	0.26 Max
K	15.24	0.6
L	13.6	0.53
M	0.25 ± 0.10 - 0.05	0.024 + - 0.002



2048 × 8-BIT STATIC CMOS RAM

DESCRIPTION

The μPD446 is a high speed, low power, 2048 word by 8 bit static CMOS RAM fabricated using an advanced silicon gate CMOS technology. A unique circuitry technique makes the μPD446 a very low operating power device which requires no clock or refreshing to operate. Minimum standby power current is drawn by this device when CS equals V_{CC} independently of the other input levels.


Data retention is guaranteed at a power supply voltage as low as 2V.

The μPD446 is packaged in a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

FEATURES

- Single +5V Supply
- Fully Static Operation - No Clock or Refreshing required
- TTL Compatible - All Inputs and Outputs
- Common I/O Using Three-State Output
- OE Eliminates Need for External Bus Buffers
- Max Access/Min Cycle Times Down to 150 ns
- Low power Dissipation, 18 mA Max Active/10 μA Max Standby/10 μA Max Data Retention
- Data Retention Voltage - 2V Min
- Standard 24-Pin Plastic and Ceramic Packages
- Plug-In Compatible with 16K EPROMs
- Operating Temperature Range - -40°C to +85°C

PIN CONFIGURATION




PIN NAMES	
A0-A10	Address Inputs
WE	Write Enable
OE	Output Enable
CS	Chip Select
I/O1-I/O8	Data Input/Output
VCC	Power (+5V)
GND	Ground

TRUTH TABLE

CS	OE	WE	MODE	I/O	ICC
H	X	X	NOT SELECTED	HZ	STANDBY
L	H	H	NOT SELECTED	HZ	ACTIVE
L	L	H	READ	DOUT	ACTIVE
L	X	L	WRITE	DIN	ACTIVE

μ PD448



BLOCK DIAGRAM

Supply Voltage	7.0V	ABSOLUTE MAXIMUM RATING*
Input or Output Voltage Supplied	-0.3 to V_{CC} + 0.3V	
Storage Temperature Range	-60°C to 125°C	
Operating Temperature Range	-40°C to +85°C	

$T_A = 25^\circ\text{C}$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0V \pm 10\%$

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			UNIT	CONDITIONS
		MIN	TYP	MAX		
Input High Voltage	V_{IH}	2.3		$V_{CC} + 0.3$	V	
Input Low Voltage	V_{IL}	-0.3		0.8	V	
Input Leakage Current	I_{IL}	-1.0		1.0	μA	$V_{IN} = 0 \sim V_{CC}$
I/O Leakage Current	I_{IO}	-1.0		1.0	μA	$V_{CS} = V_{IH}$ $V_{I/O} = 0 \sim V_{CC}$
Operating Supply Current	I_{CCA_1}		①	①	mA	$V_{CS} = V_{IL}$ $I_{I/O} = 0$ MIN CYCLE
	I_{CCA_2}		5	10	mA	$V_{CS} = V_{IL}$ $I_{I/O} = 0$ DC CURRENT
	I_{CCA_3}		20	100	μA	$V_{CS} = 0.2V$ $I_{I/O} = 0$ $V_{IN} = V_{CC} - 0.2$ OR 0.2V
Standby Current	I_{CC_B}			10	mA	$V_{CS} = V_{CC} - 0.2$ $V_{IN} = 0 \sim V_{CC}$
Output High Voltage	V_{OH}	2.4			V	$I_{OH} = -1.0 \text{ mA}$
Output Low Voltage	V_{OL}			0.4	V	$I_{OL} = 2.0 \text{ mA}$

NOTE: ① μ PD448: 12 mA TYP, 18 mA MAX
 μ PD448-1: 18 mA TYP, 20 mA MAX
 μ PD448-2: 20 mA TYP, 30 mA MAX
 μ PD448-3: 25 mA TYP, 36 mA MAX

CAPACITANCE

$T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$

PARAMETER	SYMBOL	LIMITS		TEST CONDITIONS
		MIN	MAX	
Input Capacitance	C_{IN}	5	PF	$V_{IN} = 0\text{V}$
Input/Output Capacitance	$C_{I/O}$	8	PF	$V_{IO} = 0\text{V}$

AC CHARACTERISTICS

READ CYCLE

$V_{CC} = 8\text{V} \pm 10\%$, $T_A = -40^\circ\text{C} \text{ to } 65^\circ\text{C}$

PARAMETER	SYMBOL	LIMITS								UNIT
		μPD446-3		μPD446-2		μPD446-1		μPD446		
MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Read Cycle Time	t_{RD}	150	200	200	250	250	350	450	450	ns
Address Access Time	t_{AA}	150	200	200	250	250	350	450	450	ns
One Shot Pulse	t_{PS}	150	200	200	250	250	350	450	450	ns
Output Enable to Output Valid	t_{OE}	10	20	100	150	150	250	350	350	ns
Output Hold from Address Change	t_{OH}	15	25	15	25	15	25	15	25	ns
One Pulse to Output in L2	t_{OP}	10	20	10	20	10	20	10	20	ns
Output Enable to Output in L2	t_{OEL2}	5	10	5	10	5	10	5	10	ns
One Pulse to Output in H2	t_{OPH2}	10	20	10	20	10	20	10	20	ns
Output Enable to Output in H2	t_{OEH2}	10	20	10	20	10	20	10	20	ns

WRITE CYCLE

$V_{CC} = 8\text{V} \pm 10\%$, $T_A = -40^\circ\text{C} \text{ to } 65^\circ\text{C}$

PARAMETER	SYMBOL	LIMITS								UNIT
		μPD446-2		μPD446-3		μPD446-1		μPD446		
MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Write Cycle Time	t_{WC}	150	200	200	250	250	350	450	450	ns
One Pulse to End of Write	t_{WP}	100	150	100	150	100	150	100	150	ns
Address Write Time	t_{AW}	120	180	100	150	100	150	100	150	ns
Address Write Time	t_{AW}	0	0	0	0	0	0	0	0	ns
Write Pulsewidth	t_{WP}	90	120	100	150	100	150	100	150	ns
Write Recovery Time	t_{WR}	0	0	0	0	0	0	0	0	ns
Code Write to End of Write	t_{CW}	80	100	80	100	80	100	80	100	ns
Code Hold Time	t_{CH}	0	0	0	0	0	0	0	0	ns
Write Pulse to Output in H2	t_{WPH2}	50	80	50	80	50	80	50	80	ns
Output Asserts from End of Write	t_{OEW}	10	10	10	10	10	10	10	10	ns

LOW VCC DATA RETENTION


$T_A = -40^\circ\text{C} \text{ to } 05^\circ\text{C}$

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	Typ	MAX	
VCC for Data Retention	V_{CCDR}	$V_{IN} = 0 \text{~V} \sim V_{CC}$, $V_{CS} = V_{CC}$	2.0			V
Data Retention Current	I_{CCDR}	$V_{CC} = 3.0\text{V}$, $V_{IN} = 0 \text{~V} \sim V_{CC}$, $V_{CS} = V_{CC}$		0.01	10	μA
Chip Deactivation to Data Retention Time	t_{CDR}		0			ns
Operation Recovery Time	t_{RC}			t_{RC}		ns


μ PD446

READ CYCLE (1)

TIMING WAVEFORMS




READ CYCLE (2)



NOTES:


- ① WE is high for read cycles.
- ② Device is continuously selected, CS = VIL.
- ③ Address valid prior to or coincident with CS transition low.

WRITE CYCLE (1)




- NOTES:
- ① WE must be high during all address transition.
 - ② A write occurs during the overlap of a low CS and a low WE.
 - ③ t_{WRT} is measured from the earlier of CS or WE going high to the end of write cycle.
 - ④ If the CS low transition occurs simultaneously with or after the WE low transition, output buffers remain in a high impedance state.

**TIMING WAVEFORMS
(CONT.)**



- Notes:**
- ① WE must be high during all address transition.
 - ② A write occurs during the overlap of a low CS and a low WE.
 - ③ t_{AS} is measured from the earlier of CS or WE going high to the end of write cycle.
 - ④ If the CS low transition occurs simultaneously with or after the WE low transition, output buffer remain in a high impedance state.
 - ⑤ OE is continuously low ($OE = V_{IL}$).


**LOW VCC DATA RETENTION
TIMING CHART**



AC TEST CONDITIONS

Input Pulse Levels	0.0V to 2.2V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL + 100 pF


μ PD446



PACKAGE OUTLINE
 μ PD446C
PLASTIC

PLASTIC

ITEM	MILLIMETERS	INCHES
A	21.5MAX	1.2MAX
B	2.82	0.1
C	2.51	0.1
D	0.5 - 0.1	0.02 - 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
H	0.6 MIN	0.024 MIN
I	5.72 MAX	0.209 MAX
J	6.72 MAX	0.259 MAX
K	18.24	0.8
L	13.7	0.53
M	0.28 ^{+0.10} _{-0.05}	0.01 ^{+0.004} _{-0.0019}



μ PD446D
CERDIP

CERDIP

ITEM	MILLIMETERS	INCHES
A	22.5 MAX	1.27 MAX
B	2.78	0.11
C	2.51	0.1
D	0.48	0.018
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
H	0.6 MIN	0.019 MIN
I	4.58 MAX	0.181 MAX
J	5.08 MAX	0.2 MAX
K	18.24	0.75
L	13.0	0.51
M	0.28 ^{+0.10} _{-0.05}	0.01 ^{+0.004} _{-0.0012}

2048 × 8-BIT STATIC CMOS RAM

DESCRIPTION The μPD449 is a high speed, low power, 2048 word by 8-bit static CMOS RAM fabricated using an advanced silicon gate CMOS technology. A unique circuitry technique makes the μPD449 a very low operating power device which requires no clock or refreshing to operate.

Since the device has two chip enable inputs, it is suited for battery backup applications. Minimum standby power current is drawn by this device when CE1 or CE2 equals VCC independently of the other input levels.

Data Retention is guaranteed at a power supply voltage as low as 2V.

The μPD449 is packaged in a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.



FEATURES

- Single +5V Supply
- Fully Static Operation – No Clock or Refreshing required
- TTL Compatible – All Inputs and Outputs
- Common Data Input and Output Using Three-State Output
- Two Chip Enable Inputs for Battery Operation
- Max Access/Min Cycle Times Down to 150 ns
- Low Power Dissipation; 18 mA Max Active/10 μA Max Standby/10 μA Max Data Retention
- Data Retention Voltage ... 2V Min
- Standard 24-Pin Plastic and Ceramic Packages
- Plug-In Compatible with 16K EPROMs
- Operating Temperature Range -40°C to +85°C

PIN CONFIGURATION


A7	1	24	VCC
A8	2	23	Ad
A9	3	22	AO
A10	4	21	WE
A11	5	20	CE1
A12	6	19	A10
μPD		18	CE2
A13	7	17	I/O8
A14	8	16	I/O7
I/O1	9	15	I/O9
I/O2	10	14	I/O3
I/O3	11	13	I/O4
GND	12		

PIN NAMES	
A9-A10	Address Inputs
WE	Write Enable
CE1-CE2	Chip Enable Inputs
I/O1-I/O8	Data Input/Output
VCC	Power (+5V)
GND	Ground

TRUTH TABLE

CE1	CE2	WE	MODE	I/O	ICC
X	H	X	NOT SELECTED	HZ	STANDBY
H	L	X	NOT SELECTED	HZ	STANDBY
L	L	L	WRITE	DIN	ACTIVE
L	L	H	READ	DOUT	ACTIVE

μ PD449



BLOCK DIAGRAM

Supply Voltage	7.0V	ABSOLUTE MAXIMUM RATING*
Input or Output Voltage Supplied	-0.3 to V_{CC} + 0.3V	
Storage Temperature Range	-55°C to 125°C	
Operating Temperature Range	-40°C to +65°C	

$T_g = 25^\circ\text{C}$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

$V_{CC} = 5V \pm 10\%$, $T_g = -40^\circ\text{C}$ to $+65^\circ\text{C}$

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			TEST CONDITIONS
		MIN	Typ	MAX	
Input High Voltage	V_{IH}	2.2		$V_{CC} + 0.1$	V
Input Low Voltage	V_{IL}	0.3		0.8	V
Input Leakage Current	I_{LI}	-10		1.0	$\sim \mu\text{A}$ $V_{IN} = 0 \sim V_{CC}$
I/O Leakage Current	I_{LO}	-1.0		1.0	μA $V_{CE1} = 0$ $V_{CE2} = V_{IH}$ or $V_{CE1} = V_{IL}$ $V_{IN} = 0 \sim V_{CC}$
	I_{CCA1}		(1)	(1)	mA $V_{CE1} = 0$ $V_{CE2} = V_{IL}$ $I_{IO} = 0$ MIN CYCLE
	I_{CCA2}		*	10	mA $V_{CE1} = 0$ $V_{CE2} = V_{IL}$ $I_{IO} = 0$ DC CURRENT
Operating Supply Current	I_{CCA3}	*	30	10	mA $V_{CE1} = 0$ $V_{CE2} = 0.2V$ $V_{IN} = V_{CC} - 0.2V$ $= 0.2V$ $I_{IO} = 0$
	I_{CCS}			10	μA $V_{CE1} = V_{CE2} =$ $V_{CC} - 0.2V$ $V_{IN} = 0 \sim V_{CC}$
	V_{OH}	2.4			V $I_{DH} = -1.0 \text{ mA}$
Output Low Voltage	V_{OL}			0.4	V $I_{OL} = 20 \text{ mA}$

NOTE: (1) μ PD449: 12 mA TYP, 18 mA MAX
 μ PD449-1: 18 mA TYP, 25 mA MAX
 μ PD449-2: 20 mA TYP, 30 mA MAX
 μ PD449-3: 25 mA TYP, 35 mA MAX

CAPACITANCE

$T_g = 25^\circ\text{C}$, $I = 1.0 \text{ MHz}$

PARAMETER	SYMBOL	LIMITS			TEST CONDITIONS
		MIN	MAX	UNIT	
Input Capacitance	C_{IN}	6	6	pF	$V_{IN} = 0V$
Input/Output Capacitance	$C_{I/O}$	6	6	pF	$V_{I/O} = 0V$

AC CHARACTERISTICS

READ CYCLE

$V_{CC} = 5.0V \pm 10\%$, $T_g = -40^\circ\text{C}$ to $+85^\circ\text{C}$

PARAMETER	SYMBOL	LIMITS								UNIT
		$\mu\text{PD449-3}$	$\mu\text{PD449-2}$	$\mu\text{PD449-1}$	μPD449	$\mu\text{PD449-3}$	$\mu\text{PD449-2}$	$\mu\text{PD449-1}$	μPD449	
Read Cycle Time	t_{RC}	150	200	250	250	150	200	250	250	ns
Access Time	t_A	150	200	250	250	150	200	250	250	ns
Chip Enable ($\overline{CE1}$) to Output Valid	t_{CO1}	150	200	250	250	150	200	250	250	ns
Chip Enable ($\overline{CE2}$) to Output Valid	t_{CO2}	150	200	250	250	150	200	250	250	ns
Output Hold from Address Change	t_{OH}	15	15	15	15	15	15	15	15	ns
Chip Enable ($\overline{CE1}$) to Output in LZ	t_{LZ1}	5	5	5	5	5	5	5	5	ns
Chip Enable ($\overline{CE2}$) to Output in LZ	t_{LZ2}	5	5	5	5	5	5	5	5	ns
Chip Enable ($\overline{CE1}$) to Output in HE	t_{HE1}	50	60	80	80	50	60	80	100	ns
Chip Enable ($\overline{CE2}$) to Output in HE	t_{HE2}	50	60	80	80	50	60	80	100	ns



WRITE CYCLE

$V_{CC} = 5.0V \pm 10\%$, $T_g = -40^\circ\text{C}$ to $+85^\circ\text{C}$


PARAMETER	SYMBOL	LIMITS								UNIT
		$\mu\text{PD449-3}$	$\mu\text{PD449-2}$	$\mu\text{PD449-1}$	μPD449	$\mu\text{PD449-3}$	$\mu\text{PD449-2}$	$\mu\text{PD449-1}$	μPD449	
Write Cycle Time	t_{WC}	150	200	250	250	150	200	250	250	ns
Chip Enable ($\overline{CE1}$) to End of Write	t_{CW1}	120	180	180	210	120	180	180	210	ns
Chip Enable ($\overline{CE2}$) to End of Write	t_{CW2}	120	150	180	210	120	150	180	210	ns
Address Setup Time	t_{AS}	0	0	0	0	0	0	0	0	ns
Write Pulsewidth	t_{WP}	80	120	150	180	80	120	150	180	ns
Write Recovery Time	t_{WR}	0	0	0	0	0	0	0	0	ns
Write Sustain to Output in LZ	t_{WZ}	50	60	80	80	50	60	80	100	ns
Output Active from End of Write	t_{OW}	10	10	10	10	10	10	10	10	ns
Data Valid to End of Write	t_{DW}	50	60	80	80	50	60	80	100	ns
Date Hold Time	t_{DH}	0	0	0	0	0	0	0	0	ns

**LOW V_{CC}
DATA RETENTION**

$T_g = -40^\circ\text{C}$ to $+85^\circ\text{C}$


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			RMS	TYP	MAX	
V _{CC} for Data Retention	V_{CCR}	$V_{IN} = 0 \sim V_{CC}$, $V_{CE1} = V_{CC}$ or $V_{CE2} = V_{CC}$	2.0			V
Data Retention Current	I_{CCR}	$V_{CC} = 3.0V$, $V_{IN} = 0 \sim V_{CC}$, $V_{CE1} = V_{CC}$ or $V_{CE2} = V_{CC}$		0.01	10	mA
Chip Disable to Data Retention Time	t_{CDR}		0			ns
Operation Recovery Time	t_R		V_{CC}			ns

READ CYCLE TIMING CHART




TIMING WAVEFORMS

WRITE CYCLE TIMING CHART



LOW VCC
DATA RETENTION
TIMING CHART



μ PD449

AC TEST CONDITIONS

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Levels	1.5V
Output Load	1.1 TTL + 100 pF

PACKAGE OUTLINES


μ PD449C
PLASTIC



PLASTIC		
ITEM	MILLIMETERS	INCHES
A	3.3 MAX	0.13 MAX
B	7.53	0.3
C	7.54	0.3
D	0.51-0.61	0.02-0.025
E	22.94	.9
F	1.5	0.059
G	2.54 MIN	0.1 MIN
H	0.54 MIN	0.021 MIN
I	5.2 MAX	0.205 MAX
J	5.2 MAX	0.205 MAX
K	15.75	0.6
L	13.7	0.53
M	0.25 ^{+0.10} _{-0.05}	0.01 ^{+0.004} _{-0.002}



μ PD449D
CERDIP



CERDIP		
ITEM	MILLIMETERS	INCHES
A	3.33 MAX	0.13 MAX
B	2.11	0.11
C	7.54	0.3
D	0.46	0.018
E	21.94	.9
F	1.5	0.059
G	2.54 MIN	0.1 MIN
H	0.54 MIN	0.021 MIN
I	4.58 MAX	0.181 MAX
J	5.01 MAX	0.2 MAX
K	15.75	0.6
L	11.5	0.53
M	0.25 ^{+0.10} _{-0.05}	0.01 ^{+0.004} _{-0.002}

449D2-1-B2-CAT



NMC6164/6164L 8192 x 8-Bit Static RAM

General Description

The NMC6164/6164L is a 8192-word by 8-bit, new-generation static RAM. It is fabricated with National's proprietary microCMOS double-polysilicon technology which combines high performance and high density with low power consumption and excellent reliability.

The NMC6164/6164L operates with a single 5V power supply with $\pm 1\%$ tolerance. Additional battery back-up operation is available (L version) for data retention down to 2V, with low standby current.



Packaging is in standard 20-pin DIP and is available in both plastic and CERDIP.

In addition to the inputs and outputs being TTL compatible, the outputs are also CMOS compatible, in that capacitive loads are driven to V_{CC} or V_{SS} .

Features

- Single power supply: 5V $\pm 10\%$
- Fast access time 100 ns/120 ns/150 ns max
- Equal access and cycle times
- Completely static RAM: no clock or timing strobe required
- Low standby power and low power operation
 - Standby: 10 μ W, typical
 - Operation: 15 mW/MHz, typical
- Battery back-up operation available (L version) with data retention supply voltage: 2V-5.5V
- Common data input and output, TRI-STATE[®] output
- TTL compatible: all inputs and outputs
- CMOS compatible: outputs drive capacitive loads to V_{CC} or V_{SS}
- Standard 20-pin package configuration

Block and Connection Diagrams



Truth Table

Mode	WE	CS1	CS2	OE	I/O	Current
Not Selected (Power Down)	*	H	*	*	Hi-Z	I _{SS} , I _{SS1}
	-	*	L	*	Hi-Z	I _{SS} , I _{SS1}
Output Disabled	H	L	H	H	Hi-Z	I _{CC1} , I _{CC2}
Read	H	L	H	L	D _{out}	I _{CC1} , I _{CC2}
Write	L	L	H	*	D _{in}	I _{CC1} , I _{CC2}

*Don't care (H or L) H = Logic HIGH Level L = Logic LOW Level

Order Number NMC6164J (NMC6164L)

NS Package Number J28A

Order Number NMC6164N (NMC6164LN)

NS Package Number N28B

Absolute Maximum Ratings

			Recommended DC Operating Conditions		
			Min	Max	Units
Voltage on Any Pin Relative to V_{SS}	-0.5V to -7V				
Storage Temperature, T_{STG}	-55°C to +125°C				
Temperature Under Bias, T_{BAG}	-10°C to +85°C				
Power Dissipation, P_D	1.0W				
Current Through Any Pin	100 mA				
V_{CC} Supply Voltage	4.0	5.5	V		
V_{SS} Supply Voltage	0	0	V		
V_{IH} , Input High Voltage (Logic 1)					
TTL	2.2	0.0	V		
CMOS	$V_{CC} - 0.2$	$V_{CC} + 0.2$	V		
V_{IL} , Input Low Voltage (Logic 0)					
TTL	-0.3	0.8	V		
CMOS	-0.2	0.2	V		
T_{OPR} , Operating Temp	0	70	°C		

DC Electrical Characteristics at recommended operating conditions

Symbol	Parameter		Conditions	Min	Max	Units
I_{IL}	Input Leakage Current		$V_{IN} = V_{SS}$ to V_{CC}	-2	2	µA
I_{OL}	Output Leakage Current		$CS1 = V_{IH}$ or $CS2 = V_{IL}$ or $OE = V_{DD}$ $V_{IO} = V_{SS}$ to V_{CC}	-2	2	µA
I_{CC}	Active Quiescent Current, TTL		All Inputs at TTL Levels $CS1 = V_{IL}$, TTL or $CS2 = V_{IH}$, TTL $I_{IO} = 0$ mA		25	mA
I_{CC}	Std.	Active Quiescent Current, CMOS	All Inputs at CMOS Levels $CS1 = V_{IL}$, CMOS and $CS2 = V_{IH}$, CMOS $I_{IO} = 0$ mA		2	mA
	L				100	µA
I_{CC1}	Average Operating Current, TTL		Duty Cycle $\leq 100\%$ All Inputs at TTL Levels		60	mA
	Average Operating Current, CMOS		Duty Cycle $\leq 100\%$ All Inputs at CMOS Levels		40	mA
I_{SB}	Std.	Standby Power Supply Current	$CS1 = V_{IH}$, TTL or $CS2 = V_{IL}$, TTL $I_{IO} = 0$ mA		4	mA
	L				2	mA
I_{SB1}	Std.	Standby Power Supply Current	$CS1 = V_{IL}$, CMOS or $CS2 = V_{IH}$, CMOS		2	mA
	L				100	µA
V_{OL}	Output Low Voltage, TTL		$I_{OL} = 2.1$ mA		0.4	V
	Output Low Voltage, CMOS		$I_{OL} = \pm 10$ µA	-0.2	0.2	V
V_{OH}	Output High Voltage, TTL		$I_{OH} = -1.0$ mA		2.4	V
	Output High Voltage, CMOS		$I_{OH} = \pm 10$ µA	$V_{CC} - 0.2$	$V_{CC} + 0.2$	V

Capacitance

Symbol	Parameter		Conditions	Max	Units
C_{IN}	Input Capacitance		$V_{IN} = 0V$ (Note 5)	6	pF
C_{IO}	Input/Output Capacitance		$V_{IO} = 0V$ (Note 5)	8	pF



AC Electrical Characteristics (Note 1) (Standard and L Versions)

Symbol	Parameter	NMC6164/6164L						Units	
		-10°		-12°		-15°			
		Rtn	Max	Min	Max	Min	Max		
READ CYCLE (Note 4)									
t _{RC}	Read Cycle Time	100		120		150		ns	
t _{AA}	Address Access Time		100		120		150	ns	
t _{C01}	Chip Selection (CS1) to Output Valid	100		120		150		ns	
t _{C02}	Chip Selection (CS2) to Output Valid	100		120		150		ns	
t _{OE}	Output Enable (OE) to Output Valid		50		60		70	ns	
t _{LZ1}	Chip Selection (CS1) to Output Active	10		10		15		ns	
t _{LZ2}	Chip Selection (CS2) to Output Active	10		10		15		ns	
t _{LZ}	Output Enable (OE) to Output Active	5		5		5		ns	
t _{HZ1}	Chip Deselection (CS1) to Output In Hi-Z (Notes 2 and 3)	0	35	0	40	0	50	ns	
t _{HZ2}	Chip Deselection (CS2) to Output In Hi-Z (Notes 2 and 3)	0	35	0	40	0	50	ns	
t _{OH}	Output Disable (OE) to Output In Hi-Z (Notes 2 and 3)	0	35	0	40	0	50	ns	
t _{CHA}	Output Hold from Address Change	10		10		15		ns	
WRITE CYCLE									
t _{WC}	Write Cycle Time	100		120		150		ns	
t _{CW1}	Chip Selection (CS1) to End of Write (Note 10)	20		25		100		ns	
t _{CW2}	Chip Selection (CS2) to End of Write	20		25		100		ns	
t _{AS}	Address Set-Up Time (Note 7)	0		0		0		ns	
t _{AW}	Address Valid to End of Write	00		85		100		ns	
t _{WP}	Write Pulse Width (Note 6)	60		70		90		ns	
t _{WR1}	Write Recovery Time from CS1 (Note 8)	0		5		10		ns	
t _{WR2}	Write Recovery Time from CS2 (Note 8)	0		5		10		ns	
t _{WHZ}	Beginning of Write to Output in Hi-Z (Note 9)	0	35	0	40	0	50	ns	
t _{DW}	Data Valid to Write Time Overlap	35		40		50		ns	
t _{DH}	Data Hold from End of Write	0		0		0		ns	
t _{OHZ}	Output Disable (OE) to Output In Hi-Z	0	35	0	40	0	50	ns	
t _{OW}	Output Active from End of Write	5		5		10		ns	

*Applies to Standard and L Versions.

Note 1: AC test conditions $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$.Note 2: t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition per IEC definition.High to TRI-STATE measured as $V_{OL}(\text{DD}) - 0.1\text{V}$ Low to TRI-STATE measured as $V_{OL}(\text{DD}) + 0.1\text{V}$ Note 3: At any given temperature and voltage condition, $t_{HZ\ MAX}$ is less than $t_{HZ\ MIN}$ for a given device and from device to device.

Note 4: WE is high for read cycle.

Note 5: $T_A = 25^\circ\text{C}$, $f = 10\text{ MHz}$. This parameter is sampled and not 100% tested.Note 6: A write occurs during the overlap (t_{WP}) of a low CS1 and a high CS2 and a low WE.Note 7: t_{AS} is measured from the address changes to the beginning of the write.Note 8: t_{WR} is measured from the earliest of CS1 or WE going high or CS2 going low to the end of the write cycle.


Note 9: If CS1 is low and CS2 is high during this period, IO pins are in the output state. At this time, the data input signals of opposite phase to the outputs must not be applied.



Note 10: If the CS1 low transition occurs simultaneously with the WE low transition or after the WE transition, the outputs will remain in a HI-Z state.


Note 11: CS2 controls the address buffers, WE buffer, CS1 buffer, D_{IN} buffer and OE buffer. When CS2 controls the data retention mode, V_{DD} level (address, A₁, CS1, OE) can be in the high impedance state. When CS1 controls the data retention mode, CS4 must be at V_{DD}, CMOS. All other input levels (address, WE, IO) can be in the high impedance state.**AC Test Conditions:**Input pulse levels $V_{IH} = 3.0\text{V}$, $V_{IL} = 0.0\text{V}$

Input rise and fall times 5 ns


All input and output timing reference levels 1.5V



Timing Waveforms**Write Cycle 1 (OE Clocked)****Write Cycle 2 (OE Low Flamed)**

**Timing Waveforms (Continued)****Low V_{CC} Data Retention (L Version)**

Symbol	Parameter	Conditions	Min	Max	Units
V _{DR1}	V _{CC} for Data Retention	CS1 > V _H , CMOS CS2 > V _H , CMOS	2.0		V
V _{DR2}	V _{CC} for Data Retention	CS2 < V _{IL} , CMOS	2.0		V
I _{CCR1}	Data Retention Current (Note 11)	V _{CC} = 2V CS1 > V _H , CMOS CS2 > V _H , CMOS		40	µA
I _{CCR2}	Data Retention Current (Note 11)	V _{CC} = 2V CS2 < V _{IL} , CMOS		40	µA
t _{DR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		ns
t _R	Operation Recovery Time	See Retention Waveform	t _{RC}		ns

Low V_{CC} Data Retention Waveforms

1 MACROENSAMBLADOR

1.1 INTRODUCCION

El macroensamblador es un programa que traduce mnemonicos del microprocesador Z80 a codigos de maquina ejecutables. Los mnemonicos y codigos de operacion son identicos a los utilizados por MOSTEK y ZILOG en su literatura, excepto por las diferencias que representan facilidades del ensamblador.

El programa es un ensamblador de dos "pasadas". En la primera identifica etiquetas y variables, y en la segunda genera los codigos de operacion dando como resultado un listado con mensajes de error, facilidades de lectura y una lista de referencia de variables. Adicionalmente proporciona un archivo con un programa objeto que puede ser usado para cargas en el LINK-LOADER o bien un modulo objeto para el grabado de PROMs o EPROMs.

El programa se distingue por su capacidad de manejar macros, ensambles condicionales, direccionamiento simbolico y relativo, evaluacion de expresiones complejas, generacion de un listado de referencia y versatilidad en sus modos de direccionamiento. Adicionalmente el programa es capaz de generar datos en muchos sistemas de numeracion y codigos como ASCII o EBCDIC.

MACROENSAMBLADOR Z80

1.2 LENGUAJE ENSAMBLADOR

El lenguaje del ensamblador nos brinda una manera facil de crear programas para microsistemas con las siguientes ventajas:

- * Facilidad de generacion de programas en mnemonicos.
- * Facilidad de modificacion.
- * Listados de facil lectura y entendimiento.
- * Generacion de modulos accesables en lenguaje de maquina.

Y ha sido disenado para soportar las caracteristicas siguientes:

- * Manejo de codigos de operacion de mnemonicos.
- * Direcciones asimadas o referenciadas.
- * Direccionamiento relativo.
- * Comandos para crear datos.
- * Comandos para reservar memoria.
- * Comandos de control para el listado de salida.
- * Direccionamientos constantes.
- * Codigos de caracteres ASCII o EBCDIC.
- * Comentarios para documentacion.
- * Listado de referencia.
- * Modulos leibles o modulos objeto.

Un programa en lenguaje ensamblador es un archivo escrito en lenguaje simbolico de maquina (mnemonicos). El programa los comprime en estatutos; un estatuto es un instruccion simbolica (mnemonicos), una direccion, una instruccion macro o un comentario.

1.2.1 ESTATUTOS

Un estatuto es un dato que se asume escrito en un rango de 80 columnas en la forma siguiente:

```
-----
/      /      /      /
| etiqueta    operacion    operandos    comentarios
```

El campo denominado "etiquetas" es provisto para asignar un nombre simbolico a una direccion de memoria o a un valor variable o constante. El campo de etiquetas puede empezar en cualquier columna si es terminada por una coma o empezando de la columna uno omitiendo la. Un estatuto puede consistir unicamente de una etiqueta.

El campo de "operacion" es provisto para especificar una operacion simbolica, una direccion o una llamada a un macro. Si esta presente, puede empezar despues de la columna uno o estar separada del campo de etiquetas por uno o mas espacios o una coma.

El campo del "operando" es proveido para especificar argumentos de la operacion dada en el campo anterior. El campo del operando, si esta presente, esta separado del campo de operacion por uno o mas espacios. Los argumentos en el campo de operandos no deben estar separados por blancos o por mas de una coma.

El campo de comentarios es provisto para deshabilitar el ensamblador o para poner mensajes acerca del proposito de la instruccion. El campo de los comentarios debe estar separado de el campo anterior por uno o mas blancos o por un punto y coma.

Un estatuto puede estar completamente en blanco, en cuyo caso una linea en blanco aparecera en el listado de salida.

1.2.1.1 COMENTARIOS

Un comentario es un estatuto el cual no es ensamblado, solamente es reproducido en el listado de salida. Este estatuto esta indicado por un asterisco o un punto y coma como el primer caracter no blanco en la linea. Hay que tener cuidado cuando se usa asterisco para indicar un comentario porque puede ser interpretado como una directiva del ensamblador. Si un asterisco

es usado para indicar un comentario, es recomendable iniciararlo con un espacio.

Nota!!!. Si el asterisco aparece en la columna uno el ensamblador puede reconocerlo como un directivo.

| este es un comentario

Adicionalmente, las columnas de la 73 a la 80 nunca son procesadas y pueden ser usadas para cualquier propósito.

1.2.1.2 DIRECCIONAMIENTO SIMBOLICO

Cuando se escribe un programa en mnemonicos, los operandos son expresados en muchas ocasiones en forma simbolica. El programa ensamblador reconoce este tipo de direccionamiento y para aprovecharlo solo es necesario colocar etiquetas a los estatutos y posteriormente referirse a ellas en los argumentos. Por ejemplo:

```
LOOP LD A,B  
    .  
    .  
    .  
JR Z,LOOP
```

Tambien es posible direccionar localidades cercanas a las etiquetas definidas utilizando los operadores + o -. Por ejemplo:

```
JP BEGIN  
JR PE,BEGIN+4  
BEGIN LD A,B  
HALT  
LD C,'B'  
INC B
```

En el ejemplo anterior la instruccion "JP BEGIN" se refiere a la instruccion "LD A,B" mientras que la instruccion "JR PE,BEGIN+4" se refiere a la instruccion "INC B". BEGIN+4 significa la

direccion BEGIN mas cuatro bytes y no mas cuatro instrucciones.
Notese que no deben existir espacios entre los operandos.

1.2.2 SINTAXIS

El lenguaje ensamblador es como cualquier otro lenguaje, es decir, tiene un set de caracteres, un vocabulario, reglas de gramática y la posibilidad de definir nuevas palabras o elementos.

Para que un estatuto sea ensamblado debe estar correctamente escrito de acuerdo con las reglas de sintaxis descritas enseguida para poder ser reconocidas por el programa.

1.2.2.1 SET DE CARACTERES

La siguiente lista de caracteres son los que el programa puede reconocer. Son los únicos caracteres válidos y cualquier otro, a excepción de los que se usen en el campo de comentarios, generará un error. Muchos de los caracteres especiales no tienen un significado previamente definido excepto cuando se trata de un carácter constante.

CARACTERES ALFABETICOS

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

CARACTERES NUMERICOS

0 1 2 3 4 5 6 7 8 9

CARACTERES ESPECIALES

blanco	/ diagonal
> mayor que	\$ pesos
< menor que	* asterisco
' comilla simple	(parentesis izquierdo
, coma) parentesis derecho
+ mas	@ arroba
- menos	, punto
& ampersand	: dos puntos
! admiracion	; punto y coma
“ comillas dobles	= igual
# sharp	? interrosgacion
% porciento	_ underbar
! barra vertical	\ diagonal inversa

1.2.2.2 CONSTANTES

Una constante es un valor que permanece invariable y existen muchas maneras de especificarlas en el lenguaje ensamblador.

Constantes decimales pueden ser especificadas como una secuencia de caracteres numericos, precedidos por un signo menos o mas. Si no esta signado, el valor es asumido positivo.

Los valores negativos se codifican en complemento a dos y son evaluadas en cantidades de 16 bits, es decir, en modulo 65336. Por lo que no se debe intentar evaluar numeros demasiado grandes o un error sera generado.

La siguiente lista indica los descriptores disponibles y su significado. Si no se da descriptor el numero es asumido decimal.

B	- Binario
O	- Octal
Q	- Octal
D	- Decimal
H	- Hexadecimal

Usando los descriptores anteriores, debe colocarse un cero a la izquierda cuando se utilicen numeros hexadecimales que empiecen de la A a la F. Ejemplo de constantes son los siguientes:

10011B	25	0FFH	1377R	255D
--------	----	------	-------	------

Un caracter constante en ASCII o en EBCDIC puede ser especificado encerrado con comillas simples precedido por una A para codificacion ASCII o una E para una codificacion EBCDIC. Si no se da un descriptor el caracter se asume ASCII. Ejemplos de esto se dan a continuacion:

```
LD A,'I'
LD C,E'A'
OR '0'
```

Para algunas instrucciones, la constante puede consistir de dos caracteres. Los caracteres son cargados en los registros en el orden en que, esto es, el estatuto:

```
LD HL,'-1'
```

asignara el codigo ASCII '-' al registro H y el ASCII '1' al registro L.

Una conjunto de caracteres puede ser especificado usando

- DEF_B, DB, DATA o DEFW. Los caracteres declarados mediante estos operadores se definen de igual manera para ASCII o EBCDIC, por ejemplo:

```
A'CODIGO DE TELETIPO'
E'CODIGO DE TERMINAL'
    '123.7'
```

Notese que un byte de memoria es ocupado por cada codiso de cada caracter en forma secuencial con el primero disponible cuando son definidos mediante DEF_B, DB, DATA O DEFW.

Para generar el codiso de una comilla simple se especifica con dos comillas simples consecutivas, ejemplo:

```
'DON''T'
```

1.2.2.3 SIMBOLOS

- Un simbolo es una secuencia de caracteres. El primer caracter en un simbolo debe ser alfabetico, signo de interrosgacion, arroba, signo de admiracion, Porcentaje o underbar. Los caracteres especiales, exceptuando los enunciados anteriormente, no deben ser usados en la definicion de simbolos. Tampoco son permitidos blancos intermedios.

- Solo los primeros seis caracteres de un simbolo son usados por el programa para definirlo; los restantes pueden ser usados para documentacion. La tabla de simbolos del programa Puede contener hasta 200 diferentes definiciones.

Los simbolos son usados para representar valores aritmeticos, direcciones de memoria, arreglos de bits, etc. Ejemplos de simbolos validos son los siguientes:

LAB_1	
MASK	
LOOP_NUM	(El simbolo solo es LOOP_N)

MACROENSAMBLADOR Z80

1.1.2.4 SIMBOLOS ESPECIALES

El ensamblador tiene 20 simbolos reservados que corresponden precisamente a los nombres de los registros internos y codigos condicionales definidos por Zilog. Estos simbolos especiales no son guardados en la tabla de simbolos por lo que pueden ser usados como etiquetas. Dichos simbolos son los siguientes:

A	B	C	D
E	F	H	L
BC	DE	HL	SP
AF	AF'	IX	IY
I	R	Z	NZ
C	NC	PE	PO
P	H		

El ensamblador generara un error si se atenta usar uno de estos simbolos donde no es requerido o si no es usado donde se requiere.

Existen adicionalmente dos simbolos que denotan el stack y segmentos de memoria de un programa, estos son:

STACK MEMORY

Finalmente, existe un simbolo predefinido llamado "NARG" y es usado para representar el numero de argumentos pasados en una llamada de macro.

1.2.2.5 CONTADOR DE PROGRAMA DEL ENSAMBLADOR

Durante el proceso de ensamblado se mantiene una variable que contiene la direccion de la siguiente localidad de memoria llamada CONTADOR DE PROGRAMA del ensamblador. Es usada por este para asignar direcciones a los bytes ensamblados, sin embargo, esta disponible tambien para el programador.

El caracter "\$" es el nombre simbolico del contador de programa y puede ser usado como cualquier otro simbolo, pero no aparecer en el campo de etiquetas. Cuando se usa el "\$" el programa asume que \$ = mi misma direccion, por ejemplo:

3F JR \$

La instruccion de salto relativo se encuentra en la direccion

3F y es codificada como un salto a si mismo. El CONTADOR DE PROGRAMA tiene en este caso el valor de 3F.

1.2.2.6 EXPRESIONES

Una expresion es una secuencia de uno o mas simbolos, constantes o de otras expresiones. Las expresiones son evaluadas de izquierda a derecha sujetas a las prioridades que se muestran abajo. Los parentesis hacen que las prioridades no sean tomadas en cuenta. Las operaciones y prioridades son mostradas en orden de la mayor a la menor.

PRIORIDAD	OPERADOR	
1	+ -	(signo positivo) (signo-negativo)
2	.**	(exponenciacion)
3	*	(multiplicacion)
	/	(division)
	.MOD.	(modulo)
	.SHR.	(corrimiento a la derecha)
	.SHL.	(corrimiento a la izquierda)
4	+ -	(suma) (resta)
5	.NOT.	(NOT logico)
6	&, .AND.	(AND logico)
7	!, .OR.	(OR logico)
	.XOR.	(OR exclusiva)
8	=, .EQ.	(igualdad)
	>, .GT.	(mayor que)
	<, .LT.	(menor que)
	.UGT.	(mayor que sin signo)
	.ULT.	(menor que sin signo)
9	.RES.	(resultado)
	.LOW.	(8 LSB)
10	.HIGH.	(8 MSB)

Las operaciones de comparacion dan como resultado todos los bits "1" si la comparacion es verdadera, y todos los bits "0" si la comparacion es falsa. Los operadores .GT. y .LT. realizan la comparacion con numeros signados por lo que si son mayores de 32767 seran tratados como negativos. Los operadores .UGT. y .ULT. realizan las comparaciones si tomar en cuenta el signo.

El operador resultado, .RES., no realiza ninguna funcion pero se da para compatibilidad con otros ensambladores.

- Los operadores de corrimiento (.SHR. y .SHL.) realizan su funcion tantas veces como lo indique el argumento antes del

operador sobre el argumento especificado despues de el. Los lugares dejados a la izquierda o derecha son llenados con ceros. Ejemplo:

DEFB 2.SHL.BIT

Los operadores .HIGH. y .LOW. se dan para ayudar al programador a definir una direccion de dos bytes en forma individual si se desea.

Una expresion debe resolver un valor unico, consecuentemente no se permiten argumentos caracteres (a excepcion de longitud 2) debido a que son procesados en modulo 65536. Atentar contra esto generara un mensaje de error. Ejemplos de expresiones validas se dan enseguida:

PAM+3	LOOP+(ADDR.SHR.8)
(PAM+4SH)/CAL	VAL1,EQ,VAL2
IDAM.AND,255	,LOW,EXPR

Como puede verse, los blancos intermedios no son permitidos.

Para ciertos mnemonicos, una expresion encerrada en parentesis indica una direccion de memoria. Para indicar valores inmediatos en una expresion encerrada en parentesis se puede hacer colocando un signo mas al principio del valor.

1.2.2.7 DIRECCIONAMIENTO RELATIVO

Para aquellas instrucciones que usan direccionamiento relativo (JR, DJNZ), el contador de programa, \$, puede ser sustraido o no de la direccion relativa dependiendo si se especifica LIST o NLIST (explicado mas adelante). De esta manera el usuario puede definir el direccionamiento relativo en cualesquier de las siguientes formas:

DJNZ MAIN	DJNZ MAIN-\$
-----------	--------------

Aunque el default es "\$" y no es necesario especificarlo, se recomienda usarlo para decir explicitamente al ensamblador que va a hacer, ademas de que ciertos errores pueden ser detectados solo con esta opcion.

1.2.3 COMANDOS DEL ENSAMBLADOR

Los comandos del ensamblador son directivos que empiezan con un asterisco en la columna uno. La columna dos identifica el tipo de comando. El usuario debe ser cauteloso con el uso de estos comandos cuando denota comentarios con un asterisco en la columna uno. Dependiendo de que caracter se encuentre en la columna 2, puede ser interpretado como comando o no. Los comandos equivalentes a los directivos correspondientes se dan a continuacion.

*EJECT	EJECT
*HEADING S	TITLE 'S'
*LIST UN	LIST S
*LIST OFF	NLIST S
*MACLIST ON	LIST M
*MACLIST OFF	NLIST M

1.2.4 DIRECTIVOS

Los directivos del programa son escritos como estatutos ordinarios en el lenguaje ensamblador, pero no son transladados a lenguaje de maquina sino que son identificados como comandos para el control del ensamblado.

A traves de estos directivos, el ensamblador reservara memoria, definira bytes de datos, asignara valores a simbolos, controlara los listados de salida, etc.

Esta seccion describe todos los directivos excepto aquellos asociados con el ensamblado de macros y relocalizacion. Algunos directivos tales como ORG se aplican a ensamblado absoluto o relocalizado y se discute en ambas secciones.

Los directivos descritos en esta seccion son:

ORG	Coloca el origen del programa.
END	Fin del ensamblado.
EQU	Iguala un simbolo a una expresion.
DEFL	Define o redefine una etiqueta.
DEFB	Define bytes.
DB	Define bytes(como DEFB).
DATA	Define bytes (como DEFB).
DEFW	Define palabras.
DW	Define palabras(como DEFW).
DDB	Define bytes dobles.
DEFS	Define memoria.

MACROENSAMBLADOR Z80

DS	Define memoria(como DEFS).
DEFM	Define mensajes.
SPAC	Da lineas en el listado.
EJECT	Avanza el listado a la siguiente pagina.
TITLE	Coloca el encabezado del programa.
LIST	Lista los elementos especificados.
NLIST	No lista los elementos especificados.
COND	Ensamble condicional.
IF	Ensamble condicional(como COND)
ELSE	Ensamble condicional alternativo.
ENDC	Fin del ensamblaje condicional.
ENDIF	Fin del ensamblaje condicional(como ENDC).

En las siguientes descripciones los Parentesis () son usados para indicar opcionalidad.

1.2.4.1 ORG

Coloca el origen del programa (En modo no-relocizable).

El directivo ORG es usado para informar al ensamblador la direccion con la cual debera ser asignado el siguiente byte ensamblado. Los subsecuentes bytes seran asignados con direcciones secuenciales empezando con esta direccion.

Si el programa no tiene un ORG como primer estatuto, un "ORG 0" es asumido y el ensamblador empieza en la direccion cero en el segmento absoluto del programa, esto es, el programa no sera relocable, a menos que se especifique lo contrario.

```
/  
:  
: {etiqueta}    ORG     expresion
```

donde:

Etiqueta -Es un simbolo opcional el cual, si esta presente, sera igualado a la expresion dada.

Expresion -Un valor la cual reemplazara el contenido del contador de programa del ensamblador con el valor especificado. Cualquier simbolo utilizado debe estar previamente definido.

1.2.4.2 END

El directivo END es usado para informar al ensamblador que es el ultimo estatuto que debe ser leido e indicar la direccion de comienzo del modulo de cedula. Cualquier estatuto que siga al directivo END no sera procesado.

Especificando una direccion de cardado en este directivo tambien informa al cargador que este es el Programa Principal. Si son combinados multiples modulos de cedula por el Linking Loader, solo un modulo puede ser especificado con una direccion de cardado y de esta manera sea un programa principal.

Ejemplo:

```
END MAIN
```

```
|      END {expresion}
```

donde:

Expresion -Es una direccion que va a ser puesta en el final de el record del modulo de cedula e informa al cargador donde va a empezar la ejecucion del programa. Si la expresion no esta especificada, la direccion de cardado es puesta a cero.

1.2.4.3 EQU

El directivo EQU causa que el ensamblador asigne un valor particular a una etiqueta no definida. Este valor puede ser absoluto o relocalizable.

Ejemplo:

```
SEVEN EQU 7
```

```
| etiqueta EQU expresion
```

donde:

Etiqueta -Es un simbolo definido por este estatuto.

Expresion -Es una expresion la cual valuará a la etiqueta dada durante todo el ensamblado. Si se intenta revaluar la misma etiqueta, se generara un mensaje de error. Cualquier simbolo usado en esta expresion debe estar previamente definido. No pueden ser usados aqui simbolos externos.

1.2.4.4 DEFL

El directivo DEFL asigna a un simbolo un valor particular, pero a diferencia del directivo EQU puede haber multiples DEFL al mismo simbolo durante el ensamblado del mismo programa. La ultima definicion de el simbolo es la que especifica su valor.

Ejemplo:

```
GO    DEFL    5
GO    DEFL    GO+10
```

/-----
| etiqueta DEFL expresion
|-----\

donde:

Etiqueta -Es un simbolo definido por este estatuto.

Expresion -Es un valor que se le sera asignado a la etiqueta dada a menos que sea cambiado por otro DEFL. Cualquier simbolo usado en esta expresion debe estar previamente definido. Los simbolos externos no pueden ser usados aqui.

1.2.4.5 DEFB DATA DB

Los directivos DEFB, DATA, DB son usados para definir hasta 70 bytes de datos. El ensamblador colocara un byte si se da una expresion y varios si una palabra de dos o mas caracteres se especifica. Todas las expresiones deberan valuar un solo byte o un mensaje de error se generara. Los valores negativos se codificaran en complemento a dos. En una expresion relocable puede usarse los operadores .HIGH. y .LOW.. Si cualquier otro operador es usado sera generado un error y el operador .LOW. sera asumido.

Ejemplo:

```
7A 11 00      ITEM DEFB +122,17,0
06 1F 42 1A    DATA 6,1FH,'A'+1,32Q
```

```
 /-----\  
 | etiqueta) DEFB     operand1,operand2,...)  
 | DATA  
 | DB
```

donde:

Etiqueta -Es un simbolo opcional el cual sera asignado con la direccion del primer byte definido.

Operando -Es una expresion evaluada conteniendo un byte o un caracter constante o una variable alfanumerica en ASCII o en EBCDIC de hasta 70 caracteres.

1.2.4.6 DEFW DW

Estos directivos informan al ensamblador la localizacion de dos bytes por operando. Cada operando es guardado en pares sucesivos de bytes. Estos son guardados con los 8 bits menos significativos en la primera direccion disponible y los 8 bits mas significativos en la siguiente direccion. Los valores negativos son codificados en complemento a dos.

Ejemplo:

```
-1B 00 28 00      A0D1  DEFW 1DH,24H+4,0
00 00
```

MACROENSAMBLADOR Z80

E8 03 10 27

DW 1000,10000

```
{etiqueta} DEFW operando1[,operando2,...]
        DW
```

donde:

Etiqueta - Es un simbolo opcional a el que se le asignara el valor de la direccion del primer byte codificado.

Operando -Es una expresion evaluable contenido dos bytes o una cadena de caracteres de longitud 1 o 2. Un total de 70 bytes pueden ser alojados en este directivo.

1.2.4.7 DDB

Este directivo es similar al directivo DEFW excepto por el orden en el que los valores de 16 bits de cada operando es guardado. Los 8 bits menos significativos del operando son guardados en el segundo byte y los 8 bits mas significativos son guardados en el primer byte. Los valores negativos son codificados en complemento a dos.

Nota!!! Este directivo no debe ser usado con operandos relocalizables debido a que se generaran errores al momento del cargado. El equivalente de "DDB exp" seria "DB .HIGH.EXP,.LOW.EXP"

Ejemplo:

03 E8 27 10 REV1 DDB 1000,10000

```
{etiqueta} DDB operando1[,operando2,...]
```

donde:

Etiqueta -Es un simbolo el cual sera asignado con un valor igual a la direccion del primer byte codificado en esta expresion.

Operando -Es una expresion evaluable contenida en dos bytes.

Un total de 70 bytes pueden ser alojados por este directivo.

1.2.4.8 DEFS DS

Los directivos DEFS y DS son usados para reservar un bloque secuencial de bytes. Este directivo realmente causa que el contador de programa avance y de este modo el contenido de los bytes reservados es impredecible.

Ejemplo:

JAKE DEFS 62H

```
/
| {etiqueta} DEFS      tamaño
| DS
```

donde:

Etiqueta -Es un simbolo opcional el cual sera asignado con la direccion de el primer byte alojado por este directivo.

Tamaño -Es un valor que especifica el numero de bytes que seran alojados por este directivo. Cualquier simbolo usado en este directivo debe ser previamente definido. La expresion final no puede contener terminos relocables.

1.2.4.9 DEFM

Este directivo es usado para definir hasta 70 bytes de cadenas de caracteres en ASCII o en EBCDIC. Este directivo es equivalente a usar el comando DEFB con la diferencia de que la cadena de caracteres es un solo operando.

Ejemplo:

DEFM 'SYSTEM SHUTDOWN'

MACROENSAMBLADOR Z80

```
    | {etiqueta}  DEFM  'cadena de caracteres'
```

donde:

Etiqueta -Es un simbolo opcional el cual sera asignado con la direccion de el primer byte alojado por este directivo.

Cadena de caracteres -Es una cadena de hasta 70 caracteres. Esta debe estar encerrada en comillas simples. Una comilla simple puede ser representada por dos de ellas seguidas. Puede estar precedido por una A para que se codifique en ASCII o una E para que lo haga en EBCDIC. Si no se da caracter alguno, la codificacion es asumida ASCII.

1.2.4.10 SPAC

Este directivo causa una o mas lineas en blanco en el listado de salida. Esto habilita al programador para formatear los listados y que estos sean de facil lectura. Este directivo no aparece en el listado.

El programador puede insertar estatutos en blanco para lograr el mismo efecto.

Ejemplo:

```
SPAC 7
```

```
    | SPAC  expresion
```

donde:

Expresion -Es un valor el cual determina cuantas lineas en blanco apareceran en el listado. Este valor no puede ser relocizable.

1.2.4.11 EJEC

Este directivo le indica al programa que debe saltar a la parte superior de la siguiente pagina. El propósito de esto es hacer listados de fácil lectura. Algunos programadores prefieren empezar las subrutinas en nuevas páginas.

Ejemplo:

```
/-----  
|  
|     EJEC
```

1.2.4.12 TITLE

Este directivo es usado para imprimir encabezados en el comienzo de cada página de el listado. El encabezado default es "Z80 ASSEMBLER VER ... MR.". Para que el usuario pueda usar encabezados propios, este directivo debe ser el primer estatuto en el programa.

Ejemplo:

```
TITLE 'DISPLAY PROGRAM'
```

```
/-----  
|  
|     TITLE      'encabezado'
```

donde:

Encabezado -Es el título que sera puesto en el comienzo de cada página. Se pueden usar hasta 50 caracteres, los caracteres adicionales serán ignorados. El encabezado está limitado por comillas simples, pero si no está presente la comilla de terminación, solo los primeros 50 caracteres son usados. El encabezado puede contener o no caracteres, en tal caso, el encabezado sera puesto en blanco.

Nota: El comando del ensamblador *HEADING S. es similar al directivo TITLE con las siguientes diferencias:

-*HEADING tambien causa un cambio de página.

-El título impreso con *HEADING comienza con el primer

carácter no blanco en el operando.

-*HEADING no es impreso en el listado de salida.

1.2.4.13 LIST

El directive puede ser usado para generar listados de elementos específicos. Los defaults en el programa son: El texto fuente, la tabla de simbolos, expansiones de macro y los estatutos condicionales que no fueron ensamblados. Un modulo objeto en formato relocalizable es producido y la tabla de simbolos no es puesta en el modulo objeto.

Los mensajes de errores son siempre listados sin hacer caso de los elementos especificados. En particular, la opción E puede ser usada para crear un archivo separado consistente solo de los mensajes de errores.

Ejemplo:

LIST X,B

B El listado tiene una tabla de referencia y pone la tabla de simbolos en el modulo objeto.

LIST OF APPENDICES

donde:

A -Especifica que sera un ensamblado absoluto. Todos los directivos relocalizables son distinguidos como errores y el modulo objeto es dado en formato Hexadecimal Intel, esta opcion debera estar habilitada y debe especificarse antes de generar cualquier codiso objeto. Cuando es usada esta opcion, debera ser el unico argumento de este directivo.

B -Especifica que la tabla de simbolos sera colocada en el modulo objeto, absoluto o relocable, y puede ser usado para busqueda de errores.

D -Especifica que cualquier linea de datos, despues del primero, generado por DEFB, DB,DEFW, DW o DDB sera listado (Default).

E -Especifica que los errores serán listados en un archivo

aparte. Esta opcion es muy usual cuando el programador quiere un listado sin mensajes de error y estos aparecen en la terminal del usuario. Si solo se quiere ver los errores puede deshabilitar el listado y los errores apareceran en la terminal.

G -Especifica que cualquier simbolo generado sera listado en la tabla de simbolos o en la tabla de referencia y en el modulo objeto (si R es especificado).

I -Especifica que las instrucciones no ensambladas debido a condicionamientos seran listados (Default).

M -Especifica que la expansion de macros sera impresa en el listado (Default).

O -Especifica que se va a crear un modulo objeto (Default).

R -Especifica que el usuario debe sustituir el contador de programa, "s", cuando se haga un direccionamiento relativo (Default).

S -Especifica que el texto fuente sera listado (Default)

T -Especifica que la tabla de simbolos sera listada (Default).

X -Especifica que la tabla de referencia sera listada. Este parametro deshabilita la opcion T si esta especificada.

Nota. Si el usuario especifica las opciones B o G, estas deberan estar antes de generarse cualquier codigo objeto.

1.2.4.14 NLIST

El directivo NLIST instruye al programa para suprimir el listado de los elementos especificados. El listado Puede ser habilitado por el directivo LIST. Los errores generados son siempre listados. Para generar un listado de errores solamente se debe especificar la opcion 'NLIST S' al principio del programa, el usuario puede usar la opcion 'E' posteriormente.

Ejemplo:

NLIST 0

MACROENSAMBLADOR Z80

```
/-----  
| NLIST {A,B,D,E,G,I,M,O,R,S,T,X}
```

Las opciones especificadas tienen el mismo significado que en el directivo LIST, a excepcion que este directivo suprime los listados.

1.2.4.15 COND IF

Los directivos COND e IF pueden ser usados para condiconar ensamblables del texto entre estos directivos y ELSE, ENDIF o ENDC. Cuando la expresion evaluada en el campo del operando es no-cero, el codiso sera ensamblado. Si la expresion evaluada es cero, el codiso no se ensamblara. Pueden hacerse anidamientos con estos directivos hasta 16 niveles.

Ejemplo:

COND	SYSTEM
IF	DATA.EQ.7FH

```
/-----  
| COND expresion  
IF
```

donde:

Expresion -Evalua la expresion la cual determina si se va a ensamblar o no los estatutos entre este directivo y el siguiente ELSE, ENDC o ENDIF. Cualquier simbolo usado en esta expresion debera estar previamente definida. La expresion no puede ser relocalizable.

1.2.4.16 ELSE

El directivo ELSE es usado en conjuncion con los directivos IF o COND. Si la expresion en el operando de estos directivos fuese cero, todos los estatutos que siguen al ELSE son ensamblados hasta el siguiente ENDIF o ENDC.

El directivo ELSE es opcional y solo puede aparecer en un bloque IF-ENDIF o COND-COND.

Ejemplo:

```
IF      MAIN
:
:
ELSE
:
ENDIF
/
| ELSE
```

1.2.4.17 ENDC ENDIF

Los directivos ENDC y ENDIF son usados para informar al ensamblador donde termina el codigo fuente que se sujeto a un condicionamiento. En el caso de anidamiento, el ENDC o ENDIF es apareado con el ultimo COND o IF.

Ejemplo:

```
IF SUM-4
ensamblado si    OR 200H
SUM-4 es no-    ADD A,VALOR
cero.           LD A,47
                ELSE
ensamblado si    OR 07FH
SUM-4 es cero   ADD A,C
ENDIF
```

MACROENSAMBLAJUR Z80

ENDIF

1.3 MACROS

Un MACRO es una secuencia de instrucciones que puede ser automaticamente insertada en el texto fuente del Programa varias veces con el codificado de una sola instrucción, la llamada de MACRO. La definicion del macro es escrita solo una vez y puede ser llamada cuantas veces se requiera. Dicha definicion puede contener parametros a los que es posible cambiarlos en cada llamada. La facilidad del MACRO simplifica la codificacion de programas, reduce las posibilidades de errores del programador y permite hacer programas faciles de entender dando oportunidad de hacer cambios en una sola parte del programa.

Una definicion de MACRO consiste en tres partes: un encabezado, un cuerpo y un terminador; la definicion puede estar en cualquier lugar pero siempre antes del primer llamado. Un Macro puede ser redefinido en cualquier momento y la definicion mas reciente sera la que se use. Un mnemonico estandar del ensamblador, por ejemplo RIT, puede ser redefinido dandole este nombre a un MACRO; en este caso, los usos subsecuentes de esta instrucion en el programa causara una expansion de este ultimo.

1.3.1 ENCABEZADO DEL MACRO

El encabezado, el cual consiste en el directivo MACRO o MACR da al MACRO un nombre y define cualquier parametro formal.

```
/-----  
| etiqueta    MACRO   {lista de parametros}  
| MACR
```

La etiqueta especifica el nombre del MACRO y puede ser cualquier simbolo definido por el usuario. Este nombre puede ser el mismo que el de un simbolo definido por el Programa y el significado dependera del campo en donde se encuentre. Por ejemplo TAB puede ser el nombre de un simbolo y a la vez de un MACRO.

Si el nombre del MACRO es identico al de un mnemonico o un directivo del ensamblador este sera redefinido por el MACRO; una vez que esto ha sucedido, no hay forma de regresar a la definicion

MACROENSAMBLADOR Z80

original, sin embargo, el MACRO puede ser redefinido con un nuevo cuerpo.

El campo del operando del directivo MACRO contiene el nombre de los parametros formales en el orden en el cual ellos aparecen en la llamada del MACRO. Cada parametro es separado por comas y debe empezar con un signo sharp (#). El parametro puede consistir de un texto arbitrario, por ejemplo #12XYZ. La lista de parametros es terminada por un blanco, un tab o un punto y coma. Los parametros son leidos de izquierda a derecha; asi pues, el usuario debe tener cuidado de no usar nombres de parametros los cuales sean prefijos uno de otro, por ejemplo #AB y #ABC.

1.3.2 CUERPO DEL MACRO

La primera linea de codigos despues del directivo MACRO el cual no es un directivo LOCAL es el inicio del cuerpo del MACRO. Estos estatutos son puestos en el archivo de MACROS (MCFILE, destruido cuando termina el programa) para su uso cuando es llamado. Durante una llamada un error sera generado si un MACRO es definido dentro de otro MACRO. Los estatutos del MACRO no son ensamblados cuando encuentra una definicion de este incluyendo directivos o comandos del ensamblador.

El nombre de un parametro formal especificado en el directivo MACRO puede aparecer en el cuerpo en cualquier campo. Si un parametro existe, es marcado y substituido por el parametro real cuando el MACRO es llamado. Los parametros pueden existir en cualquier campo dentro del cuerpo, incluso en comentarios. Un parametro formal dentro del cuerpo del MACRO es indicado por un sharp (#) igual que en el encabezado de este.

Para todas las definiciones de MACRO existe un parametro internamente definido indicado por \$\$YM; este parametro puede ser referenciado dentro del cuerpo del MACRO pero no debe aparecer en la lista de parametros formales. Cuando el MACRO es llamado, cada ocurrencia de \$\$YM en el cuerpo de este es reemplazado por una cadena de caracteres representando una constante hexadecimal de cuatro digitos. La cadena de 4 digitos es constante sobre un nivel dado de la expansion y se incrementa en uno en cada llamado. El uso tipico de \$\$YM es proveer etiquetas unicas a un MACRO que es expandido varias veces para evitar cometer el error de duplicarlas. Esto puede lograrse tambien con el uso del directivo LOCAL.

1.3.3 TERMINADOR DEL MACRO

El directivo ENDM termina la definicion del MACRO; durante la definicion de este, un ENDM debe encontrarse antes de otro directivo MACRO. Un directivo END que es encontrado durante la definicion de un MACRO terminara su definicion asi como el ensamblado total. El formato del directivo ENDM es el siguiente.

```
/-----  
| {etiqueta} ENDM
```

donde:

Etiqueta -Es una etiqueta opcional la cual la direccion simbolica del primer byte de memoria seguida de la insercion del MACRO.

1.3.4 LLAMADA DE MACRO

Un MACRO puede ser llamado codificando el nombre de este en el campo de operacion de un estatuto; el formato es el siguiente:

```
/-----  
| {etiqueta} Nombre {lista de parametros}
```

donde:

Etiqueta -Es una etiqueta opcional la cual sera asignada con un valor igual al del actual contador de programa.

Nombre -Es el nombre del MACRO llamado. Este nombre tiene que estar definido por el directivo MACRO anteriormente o un mensaje de error sera generado.

Lista de Parametros -Es una lista de parametros separados por comas. Estos parametros pueden ser constantes, simbolos, expresiones, cadenas de caracteres o cualquier otro texto separados por comas.

MACROENSAMBLADOR Z80

Los parametros en la llamada del MACRO son los actuales y sus nombres pueden ser diferentes que los parametros formales usados en la definicion de este. Los parametros actuales sustituiran a los parametros formales en el orden en que estan escritos. Las comas pueden ser usadas para reservar la posicion de un parametro. En este caso el parametro sera nulo, esto es, no contendra caracteres actuales; el parametro formal correspondiente a un nulo es removido simplemente en la expansion. Cualquier parametro que no se especifique sera nulo. La lista de parametros es terminada por un blanco, un tab o un punto y coma.

Todos los parametros actuales son pasados como cadenas de caracteres dentro de la definicion, y Por nombre y no por valor. En otras palabras, si el valor de un simbolo es cambiado en el MACRO, su valor cambiara tambien fuera de este. Asi los directivos DEFL dentro del cuerpo del MACRO pueden alterar el valor de los parametros pasados a este.

Durante la expansion de macro, el ensamblador reconoce ciertos caracteres que tienen significado especial. El ampersand (&) es usado para concatenar el texto en la linea de definicion y cualquier parametro actual. Durante la expansion, un ampersand inmediatamente precedido o siguiendo a un parametro formal es removido y la sustitucion de este ocurre en ese momento. Si el ampersand no esta adyacente al parametro, no sera removido y permanece como parte de la linea de definicion. Ampersands dentro de cadenas de caracteres no son reconocidos como concatenadores.

Las combinaciones simples son usadas para delimitar los parametros actuales que pueden contener otros delimitadores. Todos los caracteres entre comillas son removidos antes de ser sustituidos en los parametros formales. Las comillas es el unico camino para pasar parametros que contienen blancos, comas y otros delimitadores. Por ejemplo, para usar la instruccion 'LD HL,0' como un parametro actual requiere que se de como: 'LD HL,0' en la lista de parametros. Un parametro nulo puede consistir de comillas sin caracteres. Una comilla dentro del parametro es representada por dos comillas consecutivas.

Un ejemplo de una llamada de MACRO y su expansion es mostrada a continuacion. Note el uso de concatenacion y el parametro especial \$\$YM. El codigo expandido es marcado con signos mas (+).

Definicion:	GET	MACR \$X,\$Y,\$Z LD B,\$X&.AND.OFH \$Y \$Z JP C,MAIN ADD HL,HL SET O,C ADD A,C ENDM
		- -
Llamado:	LOOP	SCF GET 200,'INC B',ENTRY

JR NZ,GO

Expansion:		SFC
	LOOP	GET 200,'INC B',ENTRY
+		LD B,200.AND.0FH
+		INC B
+	ENTRY	JP C,MAIN
+		ADD HL,HL
+	L001	SET 0,C
+		ADD A,C
		JR NZ,GO

1.3.5 DIRECTIVOS

Los directivos que se definen enseguida corresponde únicamente a los usados en la definición del MACRO. Algunos de estos coinciden con los directivos del ensamblador, sin embargo son enfatizados aquí.

1.3.5.1 LOCAL

Debido a que todas las etiquetas, incluso las que se encuentran en los MACROS, son globales en todo el programa, un MACRO que las contiene y que es llamado varias veces puede generar errores por duplicación de etiquetas. Para evitar este problema el usuario puede declarar etiquetas "locales" dentro de los MACROS. Cada vez que se llame al MACRO, el ensamblador asignara a cada simbolo local un simbolo de la forma ??nnnn. De esta manera, la primera vez que sea llamado el MACRO el simbolo local sera ??0000, la segunda vez ??0001, etc. El ensamblador no empieza con ??0000 para cada MACRO, sino que incrementa el contador para cada simbolo encontrado. Los simbolos definidos por este directivo son tratados como parametros formales y de esta manera pueden ser usados en el campo del operando de las instrucciones. El campo del operando del directivo LOCAL puede no contener cualquier parametro formal definidos en la linea del directivo MACRO. Se pueden usar tantos directivos LOCAL como sea necesario pero deben estar despues del directivo MACRO y antes de la primera linea del cuerpo de este. Si se encuentra un directivo

MACROENSAMBLADOR Z80

LOCAL fuera de la definicion de un MACRO se generara un mensaje de error.

Ejemplo:

Definicion:	WAIT	MACRO #TIME LOCAL \$LAB1 LD B,#TIME \$LAB1 DEC B JR NZ,\$LAB1 ENDM
1a. Llamada:	+ + ??0000 +	LD B,5 DEC B JR NZ,??0000
2a. Llamada:	+ + ??0001 +	LD B,OFFH DEC B JR NZ,??0001

Uso:

/-----
| LOCAL lista de simbolos

donde:

Lista de simbolos -Es una lista de simbolos separados por comas que son definidas como locales en el MACRO.

1.3.5.2 EXITM

El directivo EXITM provee un metodo alternativo para terminar una expansion de MACRO. Durante una expansion, un directivo EXITM causa que esta cese hasta encontrar un ENDM y los codigos entre estos dos directivos son ignorados. Si los MACROS estan anidados, este directivo causara que la generacion de codigos retrose al nivel de expansion anterior. Note que un EXITM o ENDM puede ser usado para terminar una expansion, pero solo un ENDM termina la definicion.

Ejemplo:

STORE	MACRO #DATA - - IF #DATA EXITM
-------	--

MACROS

```
ENDIF  
-  
-  
ENDM
```

Uso:

```
/  
! {etiqueta} EXITM
```

donde:

Etiqueta -Es una etiqueta opcional la cual tomara el valor de la direccion actual del contador de programa.

1.3.6 Parametro de Cuenta del MACRO

El simbolo especial NARG puede ser usado por aquellos usuarios que necesitan saber el numero de parametros pasados en la llamada del MACRO a este. Este simbolo es usado como cualquier otro simbolo y representa el numero actual de parametros pasados al MACRO, no de parametros formales definidos en este. El simbolo debera usarse solamente dentro del MACRO ya que fuera de este valdrá cero (0). El uso tipico de este argumento es cuando se forman tablas dentro de los MACROS con ensambles condicionales. Esta cuenta representa solamente los parametros que no son nulos. No debe estar definido en el encabezado.

Ejemplo:

```
Definicion: GEN MACRO #P1,#P2,#P3  
IF NARG  
DEFB #P1  
GEN #P2,#P3  
ELSE  
ENDIF  
ENDM
```

Llamada: GEN ADD1,ADD2

```
Expansion: + IF 2  
+ DEFB ADD1  
+ GEN ADD2,  
+ IF 1  
+ DEFB ADD2  
+ GEN ,  
+ IF 0
```

MACROENSAMBLADOR Z80

+ ELSE
+ ENDIF
+ ENDIF
+ ENDIF

1.4 RELOCALIZACION

El modulo objeto producido por el ensamblador puede estar en formato relocalizable. Esto permite al usuario escribir programas cuya direccion final pueda ser ajustada por el LINKER-LOADER y tambien que los modulos individuales sean cambiados sin necesidad de reensamblar el programa completo. Los modulos objeto separados pueden ser concatenados y cargados en un programa final.

La programacion relocalizable provee muchas ventajas al usuario. La direccion actual de memoria no es definida hasta el momento de la carga final. Los programas muy grandes pueden ser separados en pequenos segmentos, desarrollados en forma separada y posteriormente cargarlos juntos. Si un segmento contiene un error, solo este necesita ser reensamblado. Una vez desarrollada una libreria de rutinas, esta puede ser usada por muchos usuarios. El cargador ajustara la direccion para los requerimientos de cada usuario.

1.4.1 PROGRAMAS SEGMENTADOS

Para tomar ventaja de la relocabilidad, el usuario debe comprender el concepto de programas segmentados y como estos pueden ser cargados juntos. Un segmento de programa es una parte de este el cual contiene su propio contador de programa y es una seccion logica distinta del programa total. En el instante de la carga la direccion de cada segmento puede ser especificada por separado.

El ensamblador provee cuatro segmentos de programa distintos. El segmento de codigos (CSEG) es generalmente el segmento que contiene las instrucciones de maquina. En un sistema RAM/ROM este debe ser colocado en ROM. El area de datos es localizada usualmente en el segmento de datos (DSEG); generalmente reside en RAM. El segmento de datos puede contener instrucciones de maquina asi como el segmento de codigos puede contener datos.

Dos segmentos adicionales son provistos para facilitar la programacion. El segmento de stack puede ser usado para contener el area de stack del programa y reside en RAM. Generalmente solo el programa principal puede hacer referencias al segmento de stack y especificar su tamaño. Pueden hacerse referencias a este segmento con el simbolo reservado "STACK". El segmento de memoria es aquel espacio de la porcion de memoria que no aloja los otros segmentos; las referencias a este segmento se pueden hacer con el simbolo reservado "MEMORY". Ambos segmentos son comunes a todos los programas y su direccion o tamano es definida generalmente al momento de la carga y no en el ensamblado.

MACROENSAMBLADOR Z80

Así como los ensambladores no relocableables, los usuarios pueden tambien especificar un ensamblado absoluto. En este caso, los modulos objeto aun cuando esten en formato relocable, contendran instrucciones o datos los cuales residiran en localizaciones especificas de memoria.

1.4.2 CARGADO

Los modulos objeto del ensamblador son combinados o cargados juntos por el LINKER-LOADER. El LOADER convierte todas las direcciones relocableables en direcciones absolutas y resuelve referencias entre modulo y otro. El cargado entre modulos es provisto por definiciones externas (PUBLIC) y referencias externas (EXTRN). Las definiciones externas son definidas en un modulo objeto y son puestas como disponibles a todos los demas modulos por el LOADER. Las referencias externas son simbolos referenciados en un modulo pero definidos en otro.

El LINKER-LOADER combina las definiciones externas de un programa con las referencias externas de otros para obtener la direccion final. Un programa puede contener referencias y definiciones externas.

1.4.3 SIMBOLOS RELOCALIZABLES

Cada simbolo en el ensamblador esta asociado con un tipo el cual denota si es absoluto o relocableable. Si es relocableable, este tambien indica el segmento al que pertenece. Los simbolos que no dependen del origen del programa son llamados absolutos, los simbolos cuyo valor cambia al cambiar el origen del programa se les llama relocableables. Los simbolos reservados "STACK" y "MEMORY" discutidos antes son considerados como relocableables, a pesar de que el valor final pueda ser absoluto. Los simbolos locales y relocableables pueden aparecer en programas absolutos o relocableables. Note que los simbolos relocableables pueden no aparecer en un programa cuando se especifica un "LIST A".

Los simbolos relocableables son definidos como sigue:

1. Un simbolo en el campo de etiquetas de una instruccion cuando el programa se ensambla en un segmento de codisos o de datos relocableable.
2. Un simbolo hecho igual a una expresion relocableable por

RELOCALIZACION

EQU o DEFL.

3. Los simbolos reservados "STACK" y "MEMORY".
4. Las referencias externas.
5. Una referencia al contador de programa (\$) cuando el segmento se ensambla en forma relocalizable.

Los simbolos relocalizables son clasificados tambien como codigos, datos, stack o memoria dependiendo de como esten definidos.

1.4.4 EXPRESIONES RELOCALIZABLES

La relocabilidad de una expresion es determinada por la relocalizacion de los simbolos que ella compromete. Todas las constantes numericas son consideradas absolutas. Las expresiones relocalizables pueden ser combinadas para producir una expresion absoluta, relocalizable o incluso, bajo ciertas circunstancias, expresiones ilegales. La siguiente lista muestra aquellas expresiones cuyo resultado es relocalizable (ABS denota un simbolo absoluto, constante o expresion absoluta e REL denota un simbolo o expresion relocalizable).

ABS+REL REL*ABS REL-ABS .LOW,REL .HIGH,REL

Adicionalmente, las siguientes expresiones son validas y producen expresiones absolutas. Ambas subexpresiones deben ser relocalizables en el mismo segmento del programa.

REL.EQU.REL
REL.LT.REL

REL.UGT.REL
REL.ULT.REL

REL.GT.REL
REL-REL

Los simbolos relocalizables que aparecen en expresiones con cualquier otro operador causara un error, por ejemplo, REL*REL. Cualquier combinacion de dos simbolos relocalizables de diferentes segmentos, incluyendo referencias externas (EXTRN) es erronea.

MACROENSAMBLADOR Z80

1.4.5 DIRECTIVOS RELOCALIZABLES

Las siguientes paginas describen aquellos directivos en el ensamblador que permiten una primera relocalizacion. La nomenclatura es la misma que la descrita anteriormente. Los directivos son:

• ASEG	Especifica Segmento Absoluto.
CSEG	Especifica Segmento de Códigos.
DSEG	Especifica Segmento de Datos.
ORG	Especifica Origen.
PUBLIC	Especifica Definicion Externa.
EXTRN	Especifica Referencia Externa.
NAME	Especifica Nombre del Módulo.
STKLN	Especifica la Longitud del Stack.

1.4.5.1 ASEG

El directivo ASEG especifica al ensamblador que los siguientes elementos deben ser ensamblados en modo absoluto. El ASEG permanece en efecto hasta que el directivo CSEG o DSEG es ensamblado. La dirección inicial para el contador de programa es cero. Al inicio del ensamblaje el ensamblador asume que un directivo ASEG ha sido especificado y el ensamblaje se hace en modo absoluto.

El usuario puede usar el directivo "LIST A" para generar un listado absoluto con un módulo objeto absoluto.

Nota. Este directivo causa que un código absoluto sea generado dentro del programa relocalizable y por lo cual el módulo objeto está en formato relocalizable.

Uso:

```
-----  
| /  
| | {etiqueta} ASEG
```

donde:

Etiqueta -Es una etiqueta opcional que es asignada con la dirección actual del contador de programa antes de

Ponerse en modo absoluto. Generalmente no es usada esta opcion.

1.4.5.2 CSEG

El directivo CSEG especifica al ensamblador que los siguientes estatutos deberan ser ensamblados en modo relocalizable usando el contador de programa del segmento codificado. Este segmento permanece en efecto hasta que otro directivo de segmento es ensamblado. Inicialmente, el contador de programa es cero.

Este directivo puede especificar un operando indicando el tipo de relocalizacion. Los tipos son pasados al LOADER y no tienen efecto en el ensamblado.

El usuario puede alternar entre varios segmentos con multiples directivos para segmentos dados dentro de un programa. El ensamblador mantendra el valor del actual contador de programa para cada segmento.

Ejemplo: CSEG P

Uso:

```
/  
/  
! {etiqueta} CSEG {espacio,P,I}
```

donde:

Etiqueta -Es una etiqueta opcional la cual sera asignada con la direccion actual del contador de programa.

Espacio -Especifica que el segmento del programa puede ser relocalizado en el siguiente byte disponible.

P -Especifica que el segmento de codigos debe empezar en la frontera de una pagina (0,100H,200H,etc.) cuando se relocalize por el LOADER.

I -Especifica que el segmento codificado debe estar codificado dentro de una sola pagina. El LOADER comenzara el segmento en la siguiente pagina si este no cabe en la actual.

Si se especifica varias veces el directivo CSEG en el ensamblador, cada uno debe especificar el mismo operando.

MACROENSAMBLADOR Z80

1.4.5.3 DSEG

El directivo DSEG especifica que los siguientes estatutos deben ser ensamblados en modo relocalizable usando el contador de programa del segmento de datos, el cual sera inicializado con cero (0). Este segmento permanece en efecto hasta que otro directivo de segmento sea ensamblado.

El directivo puede especificar un operando indicando el tipo de relocalizacion, este es pasado al LOADER y no tiene efecto en el ensamblado.

El usuario puede alternar entre varios segmentos con multiples directivos de relocalizacion para un segmento dado dentro de un programa. El ensamblador mantiene el valor actual del contador de programa para cada segmento.

Ejemplo: DSEG I

Usa:

```
/ | (etiqueta) DSEG {espacio,P,I}
```

donde:

Etiqueta -Especifica una etiqueta opcional la cual sera asignada con la direccion actual del contador de programa antes de empezar el segmento de datos.

Espacio -Especifica que el segmento de datos puede ser relocalizado con el siguiente byte disponible.

P -Especifica que el segmento de datos debe comenzar en la frontera de una pagina (0,100H,200H,etc.) cuando se relocalice por el LOADER.

I -Especifica que el segmento de datos debe ser colocado en una sola pagina cuando se relocalice. El LOADER empezara el segmento en la frontera de la siguiente pagina si no cabe dentro de la actual.

Si son especificados multiples directivos DSEG en el mismo ensamblaje, cada uno debe especificar el mismo operando.

1.4.5.4 ORG

El directivo ORG es usado para informar al ensamblador de la dirección de memoria la cual sera asignada al siguiente byte ensamblado. Este directivo cambia el contador de programa del segmento que esta siendo ensamblado. Cuando ORG se encuentra en un segmento relocalizable, la dirección dada puede ser una expresion absoluta o relocalizable, la cual a su vez sera relocalizada dentro del segmento.

Ejemplo: ORG \$+30

Uso:

```
/-----  
/  
: (etiqueta) ORG expresion
```

donde:

Etiqueta -Es una etiqueta opcional la cual sera igualada a la expresion.

Expresion -Es un valor el cual reemplazara el contenido del contador de programa del segmento actual. Cualquier simbolo usado debe estar previamente definido.

1.4.5.5 PUBLIC

Este directivo especifica una lista de simbolos los cuales daran atributos y definicion externamente. Estos simbolos estaran disponibles a otros modulos para que el LOADER haga la concatenacion necesaria entre estos. Solo aquellos simbolos definidos por este directivo y definidos en el ensamblaje seran colocados en el modulo objeto.

Este directivo puede aparecer en cualquier lugar dentro del programa y cada simbolo debe estar definido solo una vez.

Los simbolos definidos con este directivo pero no definidos en el Programa seran declarados indefinidos en el listado de salida.

MACROENSAMBLADOR Z80

Ejemplo:

PUBLIC SCAN,LABEL,COSINE

Uso:

```
/-----  
| PUBLIC lista de simbolos
```

donde:

Lista de Simbolos -Es una lista de simbolos separados por comas la cual especifica los nombres definidos en este modulo y disponibles a otros.

1.4.5.6 EXTRN

Este directivo especifica una lista de simbolos los cuales tendran atributos con referencia externas. Estos son simbolos que son referenciados en el programa pero definidos en otro modulo. Este directivo provee el enlace entre dos o mas modulos a travez del LOADER.

Este directivo puede aparecer en cualquier parte del programa y cada simbolo debe ser declarado solo una vez.

Ejemplo:

EXTRN INPUT,OUTPUT

Uso:

```
/-----  
| EXTRN lista de simbolos
```

donde:

Lista de simbolos -Es una lista de simbolos separados por comas la cual especifica los nombres de las variables externas disponibles en otros modulos.

RELOCALIZACION

1.4.5.7 NAME

El directivo NAME es usado para asignar un nombre al modulo objeto producido por el ensamblador. Solo un directivo NAME debe aparecer en el programa. El nombre del modulo es usado por el LOADER cuando combina programas y dicho nombre aparece en el mapa de cartas.

Si el directivo NAME no es especificado por el usuario, sera usado el nombre "MODULE".

Ejemplo:

NAME MULT

Uso:

/-----
| NAME nombre

donde:

Nombre -Es el nombre que sera puesto en el modulo objeto denotando el nombre de este al LOADER. Este nombre debe seguir las reglas de los simbolos.

1.4.5.8 STKLN

El directivo STKLN especifica el tamano del segmento de stack generado por el LOADER. Generalmente este directivo solo es usado en el programa principal, pero otros programas pueden definirlo.

Si el usuario no especifica este directivo, el ensamblador asume la longitud del stack como cero (0). Mas de un directivo STKLN puede ser puesto en el programa, pero solo la ultima definicion es la usada.

Ejemplo:

STKLN 20H

Uso:

214

| STKLN expresion
|

donde:

Expresion -Es una expresion la cual indica el tamaño del segmento de stack. Esta expresion puede no ser relocalizable y todos los simbolos usados en la expresion deben estar previamente definidos.

USO DEL ENSAMBLADOR

1.5 USO DEL ENSAMBLADOR

Para hacer uso del Macroensamblador Z80 relocalizable de la PRIME es necesario:

- a) Escribir un programa utilizando mnemonicos y directivos, codificando los argumentos con constantes, etiquetas, direcciones simbolicas, etc.
- b) Transferir el programa fuente a un archivo utilizando el EDITOR de la PRIME.
- c) Ejecutar el programa invocandolo a nivel PRIMOS con el comando MACRO.

El programa pedira el nombre del archivo creado de la forma:

----- ARCHIVO DE ENTRADA:

este archivo debe existir, de lo contrario volvera a pedirlo. Posteriormente pide el nombre del listado de salida de la forma:

----- ARCHIVO DE SALIDA :

que es el archivo que contendra la informacion acerca del ensamblado, mensajes de error, simbolos no definidos, tablas de referencia, etc. Este archivo no debe existir previamente o de lo contrario volvera a pedirlo, esto con el fin de evitar el borrar archivos por error. Por ultimo pide el nombre del archivo objeto de salida de la forma:

----- ARCHIVO OBJETO :

en donde el ensamblador colocara el archivo objeto de salida para su utilizacion directa o bien para su posterior cargado a travez del LOADER.

Al terminar el programa dara el mensaje de STOP y podra entonces revisar el listado de salida y, en su caso, corregir el programa fuente para volver a ensamblarlo.

MACROENSAMBLADOR Z80

1.0 INTERPRETACION DE LISTADOS

Durante la segunda pasada del proceso de ensamblado, un listado es producido. El listado contiene informacion pertinente al programa ensamblado, los estatutos fuentes de los mnemonicos y datos que el usuario dio.

El listado puede ser usado como herramienta documentativa a travez de la inclusion de comentarios que describan el funcionamiento particular del programa.

El propósito principal del listado es llevar toda la informacion pertinente acerca del ensamblado del programa; esto es, las direcciones de memoria y sus valores ya que el modulo objeto, aunque tiene la misma informacion, se encuentra en un formato no facil de leer.

El listado en el apendice A es un ejemplo tipico de un programa ensamblado. Refiriendose a este apendice se da la siguiente informacion.

- Cuando el ensamblador detecta condiciones de error durante el proceso de ensamblado, la columna titulada ERR contendra el o los codigos describiendo el tipo de error asociado a la linea correspondiente. Una explicacion de los codigos de error individual es proporcionada en el apendice B.

- La columna titulada LINE contiene numeros decimales los cuales estan asociados con las lineas del listado fuente. Estos numeros son usados en las tablas de referencia.

- La columna titulada ADDR contiene un valor el cual representa la primera direccion de memoria de los datos mostrados en bytes en la linea o bien el valor de un directivo EQU o DEFL. El numero hexadecimal bajo B1 representa un byte de datos guardado en la direccion de memoria. Si hay un dato bajo B2, este representa un byte guardado en la direccion de memoria dada anteriormente mas uno. Las columnas DJ y DA, si contienen valores, representan datos similares que seran guardados en la misma direccion de memoria mas dos y mas tres respectivamente.

- A la derecha de los bytes de datos se encuentran los tipos de relocalizacion de cualquier operando relocalizable. Los tipos son catalogados por las siguientes letras: C=Codigos, D=Datos, S=Stack, M=Memoria, E=Externa.

- Los estatutos originales del usuario son reproducidos a la derecha de la informacion anterior. Las expansiones de MACROS son precedidas por un signo mas (+).

- Al final del listado el ensamblador muestra el mensaje "ASSEMBLER ERRORS =:" con un contador acumulativo de errores. El ensamblador sustituye con cuatro bytes de NOP cuando no encuentra un mnemonico particular y asi provee lugar para corregir el

USO DEL ENSAMBLADOR

programa manualmente si es posible.

- Una tabla de simbolos o tabla de referencia es generada al final del listado. La tabla lista todos los simbolos utilizados en orden alfabetico con cualquier tipo de relocalizacion como se describio anteriormente.

LINKER-LOADER

219

PAGINA 46

2 LINKER-LOADER

2.1 INTRODUCCION

Este manual describe el LINKER-LOADER del Z80 que complementa el Macroensamblador Z80 Relocalizable. El LOADER puede ser usado para combinar varios modulos objeto relocalizables independientemente ensamblados. Las referencias externas entre los modulos son resueltas y cada simbolo es sustituido por su valor final.

El LOADER no solo provee el cargado de varios modulos e ajusta las direcciones relocalizables en direcciones absolutas, sino que ademas permite que las direcciones de los segmentos sean especificadas, las definiciones externas sean definidas y el orden del cargado sea especificado.

LINKER-LOADER

2.2 CARGADO

Muchos Programas son tan grandes que es conveniente ensamblarlos en modulos sencillos, para evitar tiempos muy largos de proceso o para reducir el tamano de las tablas de simbolos. Estos Programas Pueden dividirse en pequenos segmentos, ensamblarlos en forma separada y conjuntarlos posteriormente con el LOADER. Despues de que los segmentos han sido cargados y conjuntados, el modulo de salida aparece como si se hubiese generado por un solo ensamble.

Las funciones Primarias del LINKER-LOADER son:

1. Resolver referencias externas entre modulos y checar las referencias no definidas.
2. Ajustar todas las direcciones relocalizables para su propio direccionamiento absoluto.
3. Proporcionar un modulo objeto final.

2.3 SEGMENTOS

Para entender el proceso de cargado y habilitar al usuario del Ensamblador y del LINKER-LOADER (Referido como LOADER en adelante) en forma efectiva, el usuario debe comprender los tipos de segmentos que componen un programa y las direcciones de estos a cargar. A pesar de que son descritos en el manual del ensamblador, a continuacion se da un descripcion de cada uno de ellos.

SEGMENTO ABSOLUTO

Este segmento es la parte del programa en ensamblador que contiene informacion no relocalizable pero que puede ser cargado en localidades fijas de memoria. Los codigos absolutos son colocados en el modulo de salida tal como se lee de los archivos objeto de entrada.

SEGMENTO DE CODIGOS

El Segmento de codigos contiene la parte del programa el cual comprende las instrucciones de maquina actuales y que generalmente residen en ROM. Las instrucciones en el segmento de codigos pueden hacer referencia a cualquier otro programa.

SEGMENTO DE DATOS

Los segmentos de datos contienen especificaciones para las partes del programa del usuario que generalmente son datos obtenidos en el momento de correrlo y que usualmente residen en RAM. No existen restricciones en este segmento para contener instrucciones ejecutables.

SEGMENTO DE STACK

El segmento de STACK es usado tal como el programa del usuario lo requiera y su comportamiento es similar al del STACK del Z80.


SEGMENTO DE MEMORIA

El segmento de memoria es generalmente la direccion mas alta de la porcion de memoria la cual no aloja los otros segmentos. Las tablas de datos pueden ser expandidas dentro del segmento de memoria pero el ensamblador no tiene la facilidad de causar que las instrucciones se carguen dentro de este segmento. El inicio del segmento de memoria es determinada en el momento de la carga.

El LOADER permite al usuario cargar los segmentos en un programa continuo o especificando la direccion inicial (Direccion Base) de cualquiera de los segmentos. El orden en el cual los segmentos son colocados en la memoria puede ser especificado tambien. La organizacion predefinida usada por el LOADER es la siguiente:

LINKER-LOADER

Direccion alta



DB = Direccion Base

Esta es una organizacion de memoria tipico en la mayor parte de los programas, pero algunos usuarios prefieren colocar el segmento de STACK despues del segmento de codigos, de esta manera el segmento de datos puede expandirse dentro del segmento de memoria durante la ejecucion del programa.

La direccion base (DB) para todos los segmentos, excepto para el segmento de STACK, es la direccion mas baja de estos. Cuando un usuario especifica la direccion inicial de un segmento con comandos del LOADER, esta es la direccion base especificada. La direccion base del segmento de STACK se mueve tipicamente hacia las direcciones mas bajas durante la ejecucion del programa.

2.4 TIPOS DE RELOCALIZACION

Los tipos de relocalizacion (página) de cualquier segmento del programa es determinado en el ensamblador, por el directivo CSEG o DSEG; estos pueden ser especificados también por comandos del LOADER. El efecto de los tres tipos de relocalización en el LOADER se da a continuación:

Relocalización de Byte

Este implica que no fue especificado un operando en el directivo de segmento en el ensamblador. En este caso, el segmento del módulo objeto será localizado inmediatamente después del mismo segmento desde el módulo objeto anterior y esto causará que no sean desperdiciadas porciones de memoria.

Relocalización Páginaizada

Este tipo de relocalización es especificado por el operando "P" en el directivo del ensamblador o en el comando del LOADER. Esto implica que el segmento del programa debe empezar en la frontera de la siguiente página disponible, esto es 0,100H,200H,etc. después del módulo objeto anterior.

Relocalización No Páginaizada

Este es especificada por el operando "I" en el directivo apropiado del ensamblador o del LOADER. Esto implica que el segmento del programa debe residir en una página si es posible. Si el LOADER determina que no cabe en la página corriente, este empieza el segmento en la siguiente página como si fuera un "P" relocalizable.

En la secuencia típica de cargado, el LOADER coloca todos los segmentos de código contiguos en la memoria seguidos por los segmentos de datos, no existen bytes adicionales entre estos segmentos. Sin embargo, si cualquier segmento de datos especifica una relocalización que no sea de byte, el LOADER lo colocará en la frontera de la localidad reservada. Para evitar cualquier desperdicio de memoria el usuario puede siempre definir la dirección inicial. El mismo problema existe si el segmento de código sigue al segmento de datos y el primero tiene definido un tipo de relocalización páginaizada o no páginaizada.

Cuando se está desarrollando inicialmente un programa y se está probando, es recomendable especificar cada segmento en cada ensamblado como relocalización páginaizada; esto fuerza que la dirección inicial de cada módulo a terminar en 00H y hace más fácil al usuario seguir el flujo del programa. En este caso la salida del ensamblador contiene la dirección de memoria exacto, excepto por un offset que será adicionado al byte alto de la dirección. La relocalización páginaizada puede ser especificada también en el LOADER por los comandos CPAGE o DPAGE.

LINKER-LOADER

2.3 COMANDOS

El LOADER lee una secuencia de comandos del dispositivo de entrada (archivo) y la ultima linea debe ser un EXIT o un END.

Los modulos objeto son leidos del dispositivo de entrada o de archivos especificados por el comando LOAD.

La salida del LOADER consiste en un modulo absoluto cargable en el microprocesador en uso. El modulo de salida es escrito en el formato INTEL hexadecimal.

Todos los comando deben comenzar en la columna uno (1). Los argumentos de los comandos pueden empezar en cualquier columna y deben estar separados de estos por un espacio al menos. Los comentarios pueden colocarse en cualquier lugar del archivo indicandolos con un asterisco en la columna uno (1).

Las siguientes paginas describen los comandos del LOADER. En la descripción de los comandos, las llaves {} indican optionalidad en los argumentos. Un sumario de los comandos es dado a continuacion:

CODE	Da la direccion base del segmento de codigos.
DATA	Da la direccion base del segmento de datos.
STACK	Da la direccion base del segmento de Stack.
MEMORY	Da la direccion base del segmento de Memoria.
CPAGE	Relocaliza para un segmento de codigos.
DPAGE	Relocaliza para un segmento de datos.
ORDER	Especifica el orden de los segmentos.
START	Especifica la direccion inicial del modulo de salida.
<hr/>	
STKLN	Especifica el tamaño del Stack.
NAME	Especifica el nombre del modulo de salida.
LOAD	Especifica modulos objeto cargables.
PUBLIC	Especifica la definicion de simbolos.
LIST	Especifica los elementos a listar.
NLIST	Especifica los elementos que no se listaran.
EXIT	Termino de Session.
END	Termino de comandos y carga.
*	Comentario.

Los argumentos de los comandos que son numericos pueden ser dados en decimal o hexadecimal. Las constantes hexadecimales deben ser terminadas con una "H" y no necesitan empezar con "0" a menos que el primer digito sea un caracter hexadecimal de la "A" a la "F".

Los comandos pueden ser leidos en cualquier orden y el mismo comando puede darse mas de una vez. El ultimo uso del comando determina los parametros de este. Los comandos pueden ser puestos

COMANDOS

antes o despues del comando LOAD excepto por CODE, DATA, STACK & MEMORY los cuales deben preceder al primer LOAD en el archivo.

2.5.1 CODE

El comando CODE es usado para especificar la direccion inicial del segmento de codigos relocable. Si no es especificado, la direccion inicial es asumida cero (0) o empezando despues del segmento precedente, sujeto a cualquier tipo de relocalizacion, si este no es el primer segmento en la memoria. Este comando debe especificarse antes del primer comando LOAD.

Ejemplo: CODE 400H

Uso:

| CODE direccion

donde:

Direccion -Especifica la direccion base del segmento de codigos.

2.5.2 DATA

El comando DATA es usado para especificar la direccion inicial del segmento de datos relocable. Si no es especificado, la direccion inicial es asumida cero (0) o empezando despues del segmento precedente, sujeto a cualquier tipo de relocalizacion, si este no es el primer segmento en la memoria. Este comando debe especificarse antes del primer comando LOAD.

Ejemplo: DATA 1000H

Uso:

LINKER-LOADER

DATA direccion

donde:

Direccion -Especifica la direccion inicial del segmento de datos.

2.5.3 STACK

Este comando es usado para especificar la direccion inicial del segmento de Stack; la longitud de este es especificado por el comando STKLN en el ensamblador o en el LOADER. Si la direccion del Stack no es especificada, esta se iniciara inmediatamente despues del segmento en la memoria precedente o empezara en cero (0) si es el primer segmento. Este comando debe especificarse antes del primer comando LOAD.

Nota. La direccion inicial especificada en este comando es la parte alta (tore) del segmento de Stack.

Ejemplo: STACK 1FFH

Uso:

STACK direccion

donde:

Direccion -Especifica la direccion inicial del segmento de Stack.

2.5.4 MEMORY

El comando MEMORY es usado para especificar la dirección inicial del segmento de memoria. La longitud de este segmento sera especificada como cero (0) en el mapa de memoria, pero la longitud se actualiza con la memoria disponible remanente en el sistema del usuario despues de que los otros segmentos se han cargado. Si no se especifica, la dirección inicial sera la inmediata despues del anterior segmento o cero (0) si es el primero. Este comando debe especificarse antes del primer comando LOAD.

Ejemplo: MEMORY 8000H

Uso:

/-----
| MEMORY dirección

donde:

Dirección -Especifica la dirección inicial del segmento de memoria.

2.5.5 CPAGE

Este comando puede ser usado para modificar los tipos de relocalización de los segmentos de código en los módulos objeto de entrada. Como se explico en los tipos de relocalización, el ensamblador le indica al LOADER el tipo específico (byte, pasinizada, no pasinizada) en cada segmento de cada módulo objeto. Este comando permite al usuario redefinir el tipo de relocalización especificado por el ensamblador.

El uso específico de este comando es permitir al usuario empezar cada módulo en la frontera de una página, para propósitos de rastreo de errores, y entonces especificar el programa final con una relocalización de Byte, pasinizada o no pasinizada o bien especificada por el ensamblador. Este comando puede ser cambiado para cada módulo leido por el LOADER. El último uso de CPAGE determina el tipo de relocalización.

Ejemplo: CPAGE P

228

PAGINA 55

LINKER-LOADER

Uso:

CPAGE {espacio,B,P,I}

donde:

- Espacio -Especifica que el tipo de relocalizacion esta dada por el ensamblador (Default).
- B -Especifica relocalizacion de byte.
- P -Especifica relocalizacion paginizada.
- I -Especifica relocalizacion no paginizada.

2.5.6 DPAGE

Este comando puede ser usado para modificar el tipo de relocalizacion para segmentos de datos en los modulos objeto de entrada. Este comando es usado de la misma manera que el comando CPAGE y permite al usuario especificar el tipo de relocalizacion de cada modulo, de byte, paginizada o no paginizada, o bien definida por el ensamblador.

Este comando puede ser cambiado para cada modulo leido por el LOADER. El ultimo uso de este comando especifica sus parametros.

Ejemplo: DPAGE

Uso:

DPAGE {espacio,B,P,I}

donde:

- Espacio -Especifica que el tipo de relocalizacion esta definida por el ensamblador (Default).
- B -Especifica relocalizacion de byte.

P -Especifica relocalizacion paginizada.

I -Especifica relocalizacion no paginizada.

2.5.7 ORDER

Como se describio en la operacion del LOADER, el orden normal de los segmentos de memoria es: Codisor, Datos, Stack y Memoria. El comando ORDER es provisto para aquellos usuarios que no necesitan especificar la direccion inicial pero si el orden de los segmentos en la memoria en forma diferente.

Si el usuario especifica la direccion inicial de los segmentos, el orden de estos puede no tener particular importancia. Sin embargo es bueno recordar que si se especifica la direccion inicial para cierto segmento, los subsecuentes seran cargados en forma progresiva. Asi, si el usuario lo desea, el segmento de datos puede residir en la localidad 8000H y todos los otros segmentos puestos juntos en la porcion de memoria mas baja; pero el segmento de datos tendra que ser el ultimo parametro de los argumentos del comando. Si este no es especificado asi, entonces cualquier segmento cargado despues del segmento de datos residira en la parte alta de la memoria despues de este.

El usuario especifica el orden de los segmentos con letras representativas de estos, separados por comas. Todos los segmentos deben ser especificados en el comando o un mensaje de error sera generado ignorandose el comando.

Ejemplo: ORDER D,C,S,M

Uso:

| ORDER : sed,sed,sed,sed

donde:

Sed -Especifica uno de los cuatro segmentos como sigue:

C -Segmento de Codisos

D -Segmento de Datos

M -Segmento de Memoria

LINKER-LOADER

S -Segmento de Stack

2.5.8 START

Este comando es usado para especificar la direccion inicial que sera puesta en el record terminador del modulo objeto. Si no se especifica, la direccion inicial es obtenida del record final del Programa Principal de los modulos objeto de entrada. En caso de no haberse leido el Programa Principal, la direccion inicial sera cero (0).

Ejemplo: START 7FCH

Uso:

| START valor

donde:

Valor - Especifica la direccion inicial a usar en el modulo objeto de salida.

2.5.9 STKLN

El comando STKLN es usado para especificar la longitud del segmento de Stack al LOADER. Si no se especifica, la longitud de este es determinada por el tamano dado por las definiciones en los modulos objeto de entrada.

Ejemplo: STKLN 20H

Uso:

```
/          STKLN    valor
```

donde:

Valor -Especifica la longitud del segmento de Stack.

2.5.10 NAME

Especifica el nombre del modulo objeto de salida final. Generalmente este comando no realiza ninguna funcion sobre este modulo, el cual esta escrito en formato hexadecimal INTEL que no contiene el nombre. Este directivo es usado cuando el modulo objeto de salida puede ser relocalizable.

El nombre especificado por el usuario puede ser cualquier simbolo estandar de hasta 6 caracteres. Si el usuario no especifica nombre, este sera tomado del primer modulo objeto de entrada.

Este nombre no se refiere al del archivo de salida o el objeto, estos son dados en el inicio de la sesion con el LOADER.

Ejemplo: NAME LECTOR

Uso:

```
/          NAME    nombre
```

donde:

Nombre -Es un simbolo que especifica el nombre del modulo objeto de salida.

LINKER-LOADER

2.5.11 LOAD

El comando LOAD es usado para especificar uno o mas modulos objeto a ser cargados. Si el operando del comando es un numero, este es asumido como un dispositivo logico de entrada/salida (lectora de cinta perforada por ejemplo). Si el operando no es un numero, se asume que se dio el nombre de un archivo y que el modulo objeto sera leido de este. Si a cualquier operando le precede un signo menos, esto indica que varios modulos seran leidos del dispositivo o del archivo hasta encontrar la marca de fin de archivo. En este caso, el usuario no necesita especificar un nombre para cada modulo objeto.

Los modulos objeto pueden ser leidos en combinaciones de archivos y dispositivos de entrada/salida y pueden o no ser leidos hasta el fin de archivo. Los modulos objeto son cargados en el orden especificado y cada uno de ellos es colocado inmediatamente despues del anterior o bien como se haya especificado la relocalizacion. El usuario puede usar tantos comandos LOAD como necesite.

Ejemplo: LOAD 7,-FILE1

Uso:

```
-----
|                                   LOAD   modulo1f,modulo2,...,moduloN
```

donde:

Modulo -Especifica el numero de unidad logica del dispositivo de entrada o el nombre del archivo en el cual el modulo objeto reside. Cualquier modulo especificado con un signo menos causara que se lea hasta encontrar la marca de fin de archivo. Los modulos son separados con comas.

Nota -El LOADER disponible en PRIME no tiene habilitada la facilidad de leer de unidades logicas debido a que no tiene dispositivos de entrada salida viables como lectora de tarjetas o de cinta perforada.

2.5.12 PUBLIC

Este comando es usado para definir y/o cambiar el valor de una definicion externa. Si un simbolo especificado por este comando tiene una definicion externa (Definido por el directivo PUBLIC del ensamblador en el modulo objeto de entrada), el valor del simbolo es cambiado al especificado por el usuario. Si el simbolo no esta definido, este sera colocado en la tabla de simbolos del LOADER con el valor especificado y estara disponible para satisfacer referencias externas de los modulos.

Este comando permite al usuario especificar el valor de algunos simbolos externos al momento de cargar los modulos y la posibilidad de evitar un reensamblado. Para cambiar el valor de un simbolo que se encuentra en una definicion en el modulo objeto, este comando debe especificarse antes de ser cargado por el comando LOAD. Puede ser colocado inmediatamente antes del comando END.

Ejemplo:

INPUT=2FH,OUTPUT=0ACh

Uso:

```
/ PUBLIC      simbolo1=valor{,...,simboloN=valor}
```

donde:

Simbolo -Es un simbolo externo definido por el usuario.

Valor -Es el valor que sera asignado al simbolo.

2.5.13 LIST

El comando LIST puede ser usado para generar listados de los elementos especificados. Los defaults son: Tabla de simbolos no listado, modulo objeto producido, los simbolos no son colocados en el modulo objeto de salida y los simbolos locales no son puestos de los modulos objeto de entrada. Los simbolos locales son los colocados en el modulo objeto por el ensamblador que no son definiciones externas. El usuario debe notar que colocando definiciones externas y locales en el modulo objeto de salida puede causar la repeticion de simbolos. Tipicamente solo los simbolos locales puestos por el ensamblador o las definiciones

LINKER-LOADER

externas seran colocadas en el modulo objeto de salida. Es por esto que el directivo LIST B en el ensamblador forma una tabla de simbolos donde incluye a las definiciones locales y externas.

Ejemplo: LIST T,X

Uso:

```
-----  
| LIST <D,O,P,T,X>
```

donde:

D -Especifica que las definiciones externas seran puestas en el modulo objeto de salida.

O -Especifica que un modulo objeto sera producido (Default).

P -Especifica que cualquier simbolo local en el modulo de entrada sera puesto en la tabla de simbolos del LOADER (Default).

S -Especifica que la tabla de simbolos locales sera escrita en el modulo objeto y puede ser usado para rastreo de errores.

T -Especifica que la tabla de simbolos sera listada en el archivo de salida.

X -Especifica que la tabla de definiciones externas sera listado en el archivo de salida.

2.5.14 NLIST

El comando NLIST es el contrario del comando LIST y es usado para suprimir el listado de los elementos especificados en el argumento. Los elementos pueden ser puestos a listar nuevamente usando LIST.

Ejemplo: NLIST O

Uso:

| NLIST {D,O,P,S,T,X}

donde:

D,O,P,S,T,X -Tienen el significado opuesto al dado en el comando LIST. Los elementos que son default en el comando anterior, no los son en este y viceversa.

2.5.15 EXIT

Este comando es usado cuando se esta en modo interactivo (no habilitado en PRIME) para terminar una sesion. Este comando es muy usado cuando el usuario encuentra un error y requiere regresar al sistema operativo para corregirlo. Este actua como el comando END excepto que la carta final no toma lugar y no es producido el modulo objeto.

Uso:

| EXIT

2.5.16 END

Este debe ser el ultimo comando en cada archivo de entrada. Inicia los pasos finales del proceso de carta.

Uso:

| END

LINKER-LOADER**2.5.17 * (Comentario)**

Un asterisco puede ser usado para especificar un comentario en el archivo de entrada. Este debe estar en la columna uno (1).

Ejemplo:*** ESTE ES UN COMENTARIO****Uso:**

```
-----  
|  
| * comentario
```

USO DEL LINKER-LOADER**2.6 USO DEL LOADER**

Para hacer uso del LINK-LOADER de la PRIME es necesario tener:

- a) Uno o mas archivos objeto generados por el ensamblador o bien por el LOADER.
- b) Un archivo con comandos para el LOADER en donde se indique cuales archivos seran cardados y la forma en que se hara.

El programa es invocado como comando de la PRIME mediante el tecleo de LKLD. Esto hace que el programa corra en la cuenta especifica del usuario. El Programa empieza preguntando por un archivo de entrada:

----- ARCHIVO DE ENTRADA:

que es precisamente el archivo de comandos formado por el usuario. Este debe ser un archivo existente o de lo contrario volvera a pedirse. Posteriormente ride el nombre que tendra el listado de salida:

----- ARCHIVO DE SALIDA :

que es el archivo donde el LOADER coloca los resultados y mensajes de error de la carda en caso de haberlos, asi como las tablas de simbolos si son pedidas; este archivo no debe existir o de lo contrario se pedira nuevamente, esto con el fin de no borrar o reescribir archivos por error. Por ultimo ride el nombre del archivo objeto de salida:

----- ARCHIVO OBJETO :

en donde el LOADER colocara el modulo objeto de salida; este archivo tampoco debe existir o volvera a pedirse. Al terminar dera un mensaje de STOP. En el listado de salida se podra ver los resultados de la carda. En caso de resultar sucesiva y sin errores aparecera el mensaje siguiente en dicho archivo:

LOAD COMPLETE

En la PRIME no estan implementadas las lecturas en

LINKER-LOADER

dispositivos de Entrada/Salida por no haber ninguno apropiado como lo seria la lectora de tarjetas o cinta perforada.

Asimismo no esta implementado el modo interactivo por ser poco usual, sin embargo puede hacerse uso de otros sistemas existentes como el BATCH para complementarlo.

I EL ESTANDAR RS-232C.

El estandar RS-232C es uno de los diversos estandares o recomendaciones encaminadas a facilitar la conexión entre computadora y terminal, modems o redes de computadoras. Actualmente el estandar RS-232C es uno de los mas populares utilizados para conectar computadoras a modems y a terminales. El titulo oficial para este estandar es: Interfase entre equipo terminal de datos y equipo de datos con circuito-terminal utilizando interface binaria en serie. La C en RS-232C indica que ha sido revisado. Este estandar incluye muchos otros aspectos ademas de los cables de transmision y recepcion de datos que se utilizan para conectar una terminal a una computadora.

El estandar RS-232C consta de cuatro partes principales:

- a) Caracteristicas electricas de la señal.
- b) Caracteristicas mecanicas de la interface.
- c) Descripcion funcional de las señales.
- d) Una lista de subconjuntos de señales estandares para interfaces de tipo especifico.

La primera parte define los voltajes a ser utilizados y sus interpretaciones como ceros e unos. La segunda especifica el tamaño del conector y la disposicion de las terminales. La tercera, la cual se describirá posteriormente con mas detalle, proporciona una descripcion funcional de las 21 señales que conforman el estandar RS-232C, y la cuarta parte, enlista

alrededor de 14 subgrupos de estas 21 señales que son utilizadas en diferentes tipos de modems.

El estandar RS-232C fue establecido por una organizacion de los estados unidos, la asociacion de industrias de la electronica (EIA), y son casi identicas a las recomendaciones V.24 del CCITT (Comite Consultatif International Telephonique Et Telegraphique), Comite de la Union Internacional de Telecomunicaciones, el cual es una agencia de la Organizacion de las Naciones Unidas sin embargo las caracteristicas electricas de la señal se especifican separadamente en la recomendacion V.28.

Cuando se accesa una computadora atravez de lineas telefonicas, la computadora se debe conectar a un modem, este a su vez se comunica atravez de la red telefonica a otro modem el cual debiera estar conectado a una terminal. Esta configuracion involucra dos interfaces RS-232C: una entre la computadora y su modem y otra entre la terminal y su modem. La terminologia oficial denomina tanto a la computadora como a la terminal DTE's (equipo terminal de datos) y a los modems DCE (equipo de comunicacion de datos).

Debido a que frecuentemente es deseable poder escoger entre conectar una terminal con un modem o directamente al puerto de salida de una computadora, el estandar RS-232C provee frecuentemente ambas conexiones. Estrictamente hablando, el estandar RS-232C no fue pensado para conectar directamente un dispositivo DTE a otro DTE, y cuando esto se

lleva a cabo, la mayoria de sus señales son innecesarias. Cuando un fabricante especifica que un producto es compatible con el estandar RS-232C generalmente se refiere a que el equipo acepta u genera unicamente un pequeno grupo de las 21 señales del estandar y no viola ninguna otra parte del mismo.

Generalmente, el estandar RS-232C cubre señales tales como las del protocolo para contestar llamadas y para controlar modems para invertir la direccion de la transmision en un enlace HALF DUPLEX.

La principal desventaja del RS-232C es su limitacion en lo que se refiere a distancia de transmision, unicamente 15 metros. En la practica se puede rebasar considerablemente, pero siempre bajo nuestro riesgo. Una segunda desventaja es su velocidad maxima de transmision. Si bien esto generalmente no es una limitante en comunicacion entre terminal y computadora, ya que mientras la velocidad limite del RS-232C es de 19,200 Bits por segundo, la velocidad de los datos entre computadora-terminal es generalmente de 9600 Bits por segundo en el mejor de los casos, y es muy dificil transmitir datos aun a estas bajas velocidades atravez de redes telefonicas comutadas.

La restriccion de distancia no es una seria desventaja si se utiliza un modem para accesar a una computadora en forma remota. Los modems generalmente se ubican a un lado de la computadora o terminal, y lo largo de la transmision se lleva a cabo entre los modems a lo largo de la linea telefonica.

Sin embargo, para aplicaciones locales es muy frecuente encontrar interfaces RS-232C conectando directamente terminales a computadoras, simplemente porque es mas conveniente utilizar la misma interface terminal-computadora, se utilice o no una conexion por modem, y es aqui donde el limite de los 15 metros se vuelve restrictivo, ademas, los niveles de voltajes no son particularmente convenientes dado que no son los mismos que los que se utilizan en las tecnologias estandares que dominan actualmente en la implementacion de computadoras (TTL y MOS), esto significa que es necesario una fuente de alimentacion adicional al utilizar dicho estandar.

Debido a la serie de desventajas antes mencionadas del estandar RS-232C, la interface por medio de un anillo de corriente, hecho famoso por los teletipos originales, se ha puesto de moda nuevamente, particularmente con las computadoras caseras de bajo costo, esta interface no es propriamente estandar, popularizandose las de 20 y 60 mA, y generalmente trabaja sobre distancias de hasta 450 metros a velocidades de hasta 9600 Bits por segundo. Desafortunadamente, esta interface es completamente incompatible con el RS-232C y requiere el uso de circuiteria commutable, circuitos de conversion o una dualidad de circuitos para ambos estandares. Mas aun, la interface viene en dos sabores; activa, la cual genera por si misma la corriente y pasiva, la cual detecta la corriente o permite el

paso de corriente abriendo o cerrando el circuito. Circuitos de conversion permiten que dispositivos pasivos se comuniquen con dispositivos activos. Por ejemplo, un microcomputador generalmente contiene la interface activa y una terminal la pasiva, lo cual significa que se deberá contar con un circuito de conversion activa-a-activa para conectar dos microcomputadores directamente.

SOBRELLEVANDO LOS DEFECTOS.

Para resolver los problemas del RS-232C u para incorporar y mejorar las ventajas de la interface de anillo de corriente, la EIA introdujo los estandares RS-422A, RS-423A y RS-449. Un cambio principal fue el de desenredar las especificaciones electricas, mecanicas y funcionales del RS-232C. En los estandares RS-422A y RS-423A únicamente se mencionan las especificaciones electricas. Para permitir velocidades mayores en la transmision de datos, el RS-422A utiliza dos cables para cada una de las senales, este arredito, conocido como transmision balanceada, duplica el numero de alambres en el cable. El RS-423A transmite a velocidades mas lentes y utiliza un cable como trayectoria de retorno comun de todas las senales, a lo cual se le conoce como transmision desbalanceada y es muy similar al diseno del RS-232C. El estandar RS-423A opera en cualquiera de los ambientes RS-232C o RS-422A, y de esta manera se provee al usuario del equipo actual con una via para emigrar lentamente al nuevo regimen.

del RS-422A.

La EIA ha introducido el estandar RS-449 como el posible sucesor del RS-232C. Dicho estandar provee una descripcion funcional completa de las senales necesarias para el control de modems, lo mismo que de las especificaciones mecanicas de clavijas y soquets. Las especificaciones electricas para la mayoria de las senales son iguales a las del estandar RS-423A, aunque las del RS-422A estan disponibles para operaciones de alta velocidad si es necesario. El RS-449 tiene un tremendo numero de cables (46, en contraste con los 25 del RS-232C) en dos conectores, uno con 37 terminales y otro con 9. Afortunadamente, la mayoria de las aplicaciones no requieren las senales del conector de 9 terminales. Ademas de las mejoras en la velocidad y distancia, el RS-449 ofrece algunas otras funciones de mayor valia sobre el RS-232C en lo que se refiere a la prueba automatica de modem y provisionamiento para canales en estado estable, pero aun no incorpora la capacidad de automercacion. El exito del RS-449 en el mercado comercial aun esta por verse.

EL ESTANDAR RS-232C.

La siguiente tabla muestra las 21 senales del estandar RS-232C en tres modalidades:

- a) De acuerdo al numero de la terminal que ocupa en el conector estandar de 25 terminales.
- b) Segun la codificacion asignada por la EIA.

c) Conforme la numeración del CCITT V.24.

PIN	EIA	CCITT	Signal	Source
1 7	AA AB	101 102	Protective Ground Signal Ground	
2 4 20 23 24	BA CA CD CH DA	103 105 108.4 111 113	Transmitted Data Request To Send Data Terminal Ready Data Signaling Rate Selector (DTE source) Transmitter Signal Element Timing (DTE source)	DTE (computer interface)
14 19	SEA SCA	118 120	Secondary Transmitted Data Secondary Request To Send	
3 5 6 22 6 21 23 15 17 16 13 12	DD CB CC CE CF CG CI DB DD SBB SCB SCF	101 106 107 125 109 110 112 114 115 119 121 122	Received Data Clear To Send Data Set Ready Ring Indicator Received Line Signal Detector Signal Quality Detector Data Signaling Rate Selector (DCE source) Transmitter Signal Element Timing (DCE source) Receiver Signal Element Timing (DCE source) Secondary Received Data Secondary Clear To Send Secondary Received Line Signal Detector	DCE (modem or terminal)

Table 2: RS-232C signals.

2 DESCRIPCION DE LAS SEÑALES.

TIERRA DE PROTECCION.-

Esta señal es para seguridad y se conecta al chasis del equipo en ambos extremos del enlace.

TIERRA DE SENAL.-

Esta señal establece un voltaje de tierra de referencia común para todas las señales de datos.

TRANSMISION DE DATOS.

Es la trayectoria de los datos desde la terminal hasta la interface de la computadora.

RECEPCION DE DATOS.-

Es la trayectoria de los datos en dirección opuesta.

DATA SET READY.-

Señal generada por un modem para indicar que está preparado para recibir datos para su transmisión.

Cuando se interconecta un dispositivo lento a un computador se puede utilizar esta terminal para controlar el

Flujo de datos, aunque se puede utilizar otras líneas tal como el "CLEAR TO SEND" para el mismo propósito.

La señal que se envia es la señal AT&T RECEIVED LINE SIGNAL DETECTOR, que indica la señal de "Está señal es llamada con frecuencia". CARRIER DETECT, que se utiliza para indicar a la computadora que alguien está tratando de hacer contacto en esta línea, y se puede utilizar para disparar a la computadora para generar una invitación de acceso (LOGIN). La señal que se envia es la señal AT&T REQUEST TO SEND, que indica al ordenador si el ordenador puede enviar. Esta línea encierra comando "CLEAR TO SEND" la contiene la dirección de la transmisión en una operación HALF-DUPLEX.

La computadora genera la señal "REQUEST TO SEND" cuando desea transmitir, y la señal "CLEAR TO SEND" le indica que el módem está listo para recibir datos o caracteres para la transmisión. Los datos se envían en un ordenamiento alternativo, es decir, el ordenador envía los datos y el ordenador DATA TERMINAL READY.-

Esta señal se utiliza para indicar que la computadora está preparada para recibir indicaciones de llamada (RING INDICATOR) y para indicar que el ordenador obtiene los datos que se envían RING INDICATOR.-

Esta señal se hace "0% logico" (1%) si se oye el sonido del timbre telefónico y de tal manera que la computadora puede

contestar despues de un numero especifico de llamadas.

DATA SIGNALING RATE SELECTOR (DTE SOURCE).-

Senal utilizada por algunos modems para commutar entre dos velocidades de transmision. La computadora en el extremo en el cual se origina la llamada utiliza esta senal para fijar la velocidad de transmision de la linea.

DATA SIGNALING RATE SELECTOR (DCE SOURCE).-

Esta senal es generada por el modem en el extremo de la linea que recibe la llamada y le indica a su computadora la velocidad de transmision, de acuerdo a la senal recibida del otro extremo de la linea.

RECEIVER SIGNAL ELEMENT TIMING (DCE SOURCE).-

Senal generada en el extremo receptor por los modems de funcionamiento sincronico para proveer de un reloj e incrementar la confiabilidad de la transmision.

TRANSMITTER SIGNAL ELEMENT TIMING (DCE SOURCE).-

Para la transmision de los datos en forma sincronica el reloj se puede generar en el modem, en cuyo caso el reloj recibe este nombre.

TRANSMITTER SIGNAL ELEMENT TIMING (DTE SOURCE).-

Este es el nombre que recibe la senal de temporizacion de

datos cuando se genera en la computadora.

SIGNAL QUALITY DETECTOR.-

Senal generada en los modems sincronicos y utilizada para indicar si existe una alta probabilidad de error en los datos recibidos.

LINEAS DE CANAL SECUNDARIO.-

Algunos modems proveen cinco lineas que forman un canal secundario de comunicacion. El canal principal generalmente se utiliza a una alta velocidad (1200 Bits por segundo) para transmitir en una direccion y un canal secundario de velocidad mucho mas baja (75 Bits por segundo) en la direccion inversa. El canal secundario se utiliza para "escuchar" y confirmar la recepcion o para interrumpir al transmisor.

SENALES DEL CANAL SECUNDARIO:

- 1.- Secondary transmitted data.
- 2.- Secondary received data.
- 3.- Secondary request to send.
- 4.- Secondary clear to send.
- 5.- Secondary received line signal detector.

3 ESPECIFICACIONES ELECTRICAS DEL ESTANDAR RS-232C.

Un transmisor RS-232C debe generar un voltaje superior a los 5 volts positivos para indicar una condicion de linea llamada "espacio", y un voltaje por debajo de los 5 volts negativos para indicar la otra condicion, llamada marca. Para producir estos voltajes generalmente es necesario utilizar una fuente de alimentacion de +/- 12 Volts. Un receptor debe reconocer voltajes por encima de +3 volts como espacios y voltajes por debajo de los -3 volts como marcas; ver figura.

El cambio de la senal de un estado a otro debe tomarlo

cuando mucho, 4 por ciento del periodo de un Bit (2 microsegundos a la maxima velocidad permisible de 19,200

BAUDS) en la region de transicion.

Estos requerimientos limitan la cantidad de capacitancia dispersa permisible en el enlace de transmision debido a que las capacitancias suavizan las transiciones rapidas. El estandar RS-232C especifica que la capacitancia no debe exceder los 2500 PF; y debido a que los cables tienen una capacitancia de 40 a 50 PF por pie, el RS-232C limita la longitud del cable a 50 pies.

Una segunda dificultad del RS-232C es su arreglo de tierras con dos lineas separadas: tierra de proteccion y tierra de senal. Desafortunadamente el estandar no establece claramente como deben utilizarse estas senales. En muchas implementaciones, la tierra de proteccion simplemente no es conectada.

La conexion de tierras para sistemas analogos distribuidos es una materia notoriamente dificil. Para dar una idea sencilla de los problemas que pueden ocurrir, imagine un enlace RS-232C entre equipos en los cuales las tierras de proteccion no estan conectadas pero donde la tierra de senal esta conectada a la tierra real en ambos extremos. Diferentes potenciales de tierra en los extremos del enlace causaran que exista un flujo de corriente a traves del cable de tierra de senal. La resistencia inevitable en este cable asegura la existencia de una diferencia de potencial entre las tierras de senal que podria, si la distancia es lo suficientemente grande, causar que los datos sean recibidos incorrectamente.

1
2TITLE 'SISTEMA GR-1000'
LIST A4
5
6***** SISTEMA DE DESARROLLO GR-1000 *****
***** SISTEMA DE DESARROLLO GR-1000 *****
***** SISTEMA DE DESARROLLO GR-1000 *****8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

* El presente programa fue desarrollado en la Unidad de Ingeniería Especializada de la Comisión Federal de Electricidad por Hector Diaz Marouco, formando este el cuadro básico en cuanto a Programación se refiere que permite que el Sistema de desarrollo GR-1000, funcione como tal, convirtiéndole en un herramienta bastante valiosa para el desarrollo de circuitos microprocesados que emplean el microchip Z80.

* La Organización del programa ha sido dividida en cuatro secciones, quedando establecido de la siguiente manera:

* 1. DIRECTIVOS DEL PROGRAMA: Tabla de direcciones a flujos correspondientes a diferentes localizaciones a lo largo del programa principal.

* 2. PROGRAMA PRINCIPAL: Rutinas que contienen los bloques básicos para el manejo del Sistema GR-1000. Estas incluyen la Inicialización del Manejo de Pantallas, etc.

* 3.- SUBRUTINAS AUXILIARES: Rutinas de propósito general que sirven como soporte al Programa Principal. Entre estas se incluyen Manejo de bloques de datos, Tratado de bloques de datos a la pantalla, etc.

* 4.- MENSAJES Y PANTALLAS: Contiene las tablas de datos en código ASCII que son necesarios para formar las diferentes pantallas y mensajes del Sistema GR-1000.

* El programa está escrito para poder ser corrido en el programa MACROCHANGADOR, del que se habla en la sección adyacente del presente documento.

ERR_LTHRA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0

Ficha nro.

40
41
42*****
***** DIRECTIVAS DEL PROGRAMA *****

255

44 0000	RUT_06 EQU 00000H
45 0000	RUT_07 EQU 00000H
46 0000	RUT_08 EQU 00000H
47 0000	RUT_16 EQU 00000H
48 0000	RUT_17 EQU 00000H
49 0000	RUT_18 EQU 00000H
50 F000	RUL_RAH EQU 01000H
51 FFFF	RML_09 LQU 0FFFFH
52 FFFF	RML_21 LQU RML_20
53 FFFF	RML_22 LQU 0FFFFH
54 FFFF	RML_23 LQU 0FFFFH
55 FFFF	RML_24 LQU 0FFFFH
56 FFFF	RML_25 LQU 0FFFFH
57 FFFF	RML_26 LQU 0FFFFH
58 FFFF	RML_30 LQU 0FFFFH
59 FFFF	RML_31 LQU 0FFFFH
60 FFFF	RML_32 LQU 0FFFFH
61 FFFF	RML_33 LQU 0FFFFH
62 FFFF	RML_34 LQU 0FFFFH
63 FFFF	RML_35 LQU 0FFFFH
64 FFFF	RML_40 LQU 0FFFFH
65 FFFF	RML_41 LQU 0FFFFH
66 FFFF	RML_42 LQU 0FFFFH
67 FFFF	RML_43 LQU 0FFFFH
68 FFFF	RML_44 LQU 0FFFFH
69 FFFF	RML_45 LQU 0FFFFH
70 FFFF	RML_46 EQU 0FFFFH
71 FFFF	COH_GR EQU 0FFFFH
72 FFFF	COH_DS EQU 0FFFFH
73 FFFF	GRB_RH EQU 0FFFFH
74 FFFF	GRB_CPL EQU 0FFFFH
75 FFFF	GRD_GR EQU 0FFFFH
76 FFFF	GRD_DS EQU 0FFFFH
77 FFFF	DSK_RH EQU 0FFFFH
78 FFFF	DSK_CPL EQU 0FFFFH
79 FFFF	DSK_GR EQU 0FFFFH
80 FFFF	DSK_DS EQU 0FFFFH
81 FFFF	MEM_CPL EQU 0FFFFH
82 FFFF	MEHL_GR EQU 0FFFFH
83 FFFF	MEM_DS EQU 0FFFFH
84 FFFF	LFEED02 EQU 0FFFFH
85 FFFF	LFEED03 EQU 0FFFFH
86 FFFF	LFEED04 EQU 0FFFFH
87 F609	REX_01 EQU 0F609H
88 F600	REX_02 EQU 0F600H

ERE LIREW ADDE RI R2 R3 R4

S I S T E M A G R - 1 0 0 0

PROGRAMA

90
91
92*****
***** PROGRAMA PRINCIPAL *****

256

94 0000 04 03	LD R+03H	*MONITOR Y PROGRAMADOR Z80*.
95 0002 AF	XOR A	
96 0003 C3 40 00	JP 00040H	
97 0006 DEFS 50	DEFS 50	
98 0030 00 00 00	RST_000 RETR 00,00,00	
99 003B C3 19 F4	JP RFX 01	
100 003C DEFS ?	DEFS ?	
101 0040 D3 03	LOOP01 OUT (03H)+A	BORRA USART/S DE P105, 03 Y 01.
102 0042 D3 01	OUT (01H)+A	
103 0044 05	DEC B	
104 0045 20 F9	JR NZ,LOOP01	
105 0047 3E 40	LD A+40H	PREPARE P105, PARA INSTRUCCION.
106 0049 D3 03	OUT (03H)+A	
107 004B D3 01	OUT (01H)+A	
108 004D 31 00 00	LP SP,00000H	CARGA STACK CON DIRECCION 0000.
109 0050 3F FE	LD A+0FH	CARGA VECTOR DE INTERRUCCIONES.
110 0052 ED 47	LD I+A	
111 0054 E9 SE	IN 2	PONE EN MODE 2 DE INTERRUCCIONES.
112 0056 AF	XOR A	
113 0057 D3 05	OUT (03H)+A	PONE MODE DE TRABAJO DEL CPU.
114 0059 3E 32	LD A+39H	
115 005B D3 05	OUT (03H)+A	PROGRAMA RETR01 DEL CPU.
116 005D 3E 00	LD A+00H	
117 005F D3 05	OUT (03H)+A	BORRA REGISTROS INTERNAOS DEL CPU Y
118 0061 0E 32	LD C32H	RECEIVE EL DISPLAY.
119 0063 C3 70 00	JP 0070H	BRINCA EL RESTART 40H.
120 0065 DEFS 10	DEFS 10	
121 0070 0B	LOOP02 DEC C	
122 0071 20 F0	JR NZ,LOOP02	
123 0073 3E 90	LD A+90H	
124 0075 D3 05	OUT (03H)+A	PONE MODE EN MODE DE ESCRITURA.
125 0077 3E 70	LD A+70H	
126 0079 D3 03	OUT (03H)+A	PONE INSTRUCCION MODE EN PTO. 03.
127 007B 11 00 10	LD DE,MENTOO	CARGA CON PTR. DE MENSAJE 00.
128 007E 06 FF	LD B+0FFH	CARGA CORRIENTE DE CARACTERES.
129 0080 B0 21 96 00	LD IX,REG.00	CARGA EN IX DIR. DE RETORNO 00.
130 0084 21 00 0C	LD HL,SUBTO1	
131 0087 22 F2 FE	LD (OFEN2H)+HL	HABILITA TRANSISTOR EN SUBTO1.
132 00DA 3E 31	LD A+31H	
133 00DC D3 03	OUT (03H)+A	TRANSMISION A TERMINAL.
134 00E6 3E 05	LD A+05H	
135 00F0 D3 06	OUT (03H)+A	HABILITA CPT.
136 00F2 FB	EI	
137 00F3 76	HALT	HABILITA INTERRUCCIONES EN Z80.
138 00F4 10 F0	JR HALT	ESTADO DE ESPERA.

ERR LINEA ADDR

B1

B2

B3

B4

SISTEMA

GR

I

O

O

O

PAGINA 4

140	0094	11	FF	10	REG_00	LD R0,MEN101	CARGA CON MENSAJE 01.
141	0099	06	66			LD R2,BAL	CARGA CONTADOR DE CARACTERES.
142	009E	FB	21	A2 00		LD IX,REG_01	CARGA DIR. DE RETORNO.
143	009F	C3	0C			JP BUNTIR	
144	00A2	0E	00		REG_01	LD C0,001	CONTADOR.
145	00A4	21	A6	00	RECT_1	LD IR,RECT01	RECUPERACION DE INFORMACION EN RECT01.
146	00A7	C3	20	0C		JP REUTER	9A A REUTER.
147	00A8	FB	02		RECT01	IN A,(02)D	LEER DATO DESDE LA MEMORIA.
148	00AC	B1				DR C	
149	00AB	4F				LD C,A	SALVA REG10 Y BANDERA.
150	00A1	FB	21	1F 00		LD TY,RET_01	DIRECTORIO DE RETORNO.
151	00A2	C3	27	0C		JP SET,PD	REFRESCA A PREGAR POSICION.
152	00A5	FB	21	1F 00	RET_01	LD TY,RET01,01	DIRIGIR CURSOR AL POSICION.
153	00A9	CB	29			ROT 2,C	REFRESCA BANDERA.
154	00B0	C2	2F	0C		JP M7,BORRAS	SI BORRARAY=1, YA NO BORRAS.
155	00B1	21	B1	11	QUELVE	LD IR,QUELVE0	PAUSO DIRECTORIO.
156	00C1	79				LD A,C	
157	00C2	FE	43			CP A3H	SI A > 255, PINTA A SELCC.
158	00CA	20	3C			JR Z+SPLECC	
159	00C6	FE	50			CP 50H	SI A < 255, PINTA A SELCC.
160	00C9	20	19			JR Z+BAUT0	
161	00CA	FE	53			CP 53H	SI A > 255, PINTA A TAB.
162	00CC	20	23			JR Z+TAB	
163	00CE	11	60	11		LD DE,BERTEOS	CARGA CON MENSAJE 03.
164	00D1	06	0B			LD B,0BH	
165	00D3	FB	21	DA 00		LD IX,RET_03	RETORNA EN REG 03.
166	00D7	C3	0C	0C		JP BURTEP	
167	00D8	0E	00		REG_03	LD C,0H	POBL. BANDERA DE TECIA.
168	00D9	FB	21	64 00		LD TY,RET_3	
169	00E0	C3	47	0C		JP SET,PD	POBL. CURSOR EN TERMINAL.
170	00E3	35			BACKIN	DEC CH0	RACE EL BACK SPACE.
171	00EA	35				DEC CH0	
172	00E3	7E				LD A,CH0	
173	00E6	FE	26			UP 26H	
174	00E9	20	10			JR Z+REG_1	SI A > 255, REAJUSTA CURSOR.
175	00FA	FB	21	A2 00	PRIGE	LD TY,REG_01	
176	00EE	C3	47	0C		JP SET,PD	POBL. CURSOR EN TERMINAL.
177	00F1	34			TAB	TRC CH0	EFFECTUA EL TAB.
178	00F2	34				INC CH0	
179	00F3	7E				LD A,CH0	
180	00FA	FE	32			CP 32H	
181	00F6	20	06			JR Z+REG_2	SI A > 255, REAJUSTA CURSOR.
182	00F0	10	F0			JR PRIGE	
183	00FA	36	30		REALJ_1	LD CH(1),30H	REALAJUSTA POSICION.
184	00FC	10	EC			JR PRIGE	
185	00FE	36	20		REALJ_2	LD CH(2),20H	REALAJUSTA POSICION.
186	0100	10	E8			JR PRIGE	
187	0102	7E			SELECC	LD A,CH0	RUTINA DE SELECCION.
188	0103	E6	0F			AND 0FH	MASCARA EL BIBBLE AL TO.
189	0105	CB	27			SUB A	RECIBIR LA INFORMACION.
190	0107	26	0B			LD H,0BH	CARGA UNO BYTE DE ALTO NIVEL.
191	0109	6F				LD L,6	CARGA UNO BYTE DE BAJO NIVEL.
192	010A	08				IN AF,VAL	SALVO EN REGS. ALTERNANOS.
193	010B	B9				EXX	

ERR LINEA ADDR B1 B2 B3 B4 SISTEMA OR - 1 0 0 0 PAGINA 5

194	010C	11	97	14	LD DE,MENT90	CARGA MENSAJE 90.
195	010F	06	3B		LD D,3BH	
196	0111	DD	21	10	JP	IX,REG.FX SALVA DIR. DE RETORNO,
197	0115	C3	0C	0C	JP	MENTEP
198	0118	09			REG,FX	EXXXX RECUPERA DE REGS. ALTERNADOS.
199	0119	00			EX AF,AF'	
200	011A	E9			JI (HL)	DRINKA A TABLA DE RUTINAS.
201	011B				DEFS 3	

FREE FORM ADDR REC REC DS REC

C E S T F M A G C R D V

P R O G R A M

-63

***** ROUTINE DE EXAMEN DE REGISTRO DE RETORNO

205	0110	11 06 11	EX REG LD DIRECTIO	ENTRADA MENSAJE 10.
206	0121	06 FF	LD R0,0H	CARGA CONTADOR.
207	0123	DP 21 26 01	LD TX,REG 10	RETORNO EN REG 10.
208	0127	C3 00 00	RET,13 JP DIRECT	
209	0128	11 05 12	REG,10 LD DIRECTIO	ENTRADA MENSAJE 08.
210	0130	06 33	LD R0,3H	
211	0131	DP 21 26 01	LD TX,REG 11	RETORNO EN REG 11.
212	0133	10 FF	JP HERE,3	
213	0135	06 04	REG,11 LD R0,0H	CARGA CONTADOR = 4.
214	0137	3F 00	LD A,F0,0H	
215	0139	32 00 FF	CL,REG LD COLLECTOR	CARGA REG. DIRECTOR = 00.
216	013C	21 C1 FI	REC,10 LD HI,OFFCH	
217	013F	20	LD GR,0H	ACCESO AL CONTADOR.
218	0140	11 06 FF	LD DE,0,1FH	CARGA DIRECTOR DEL REGISTRO.
219	0143	06 00	REC,10 LD C0,0H	RECIBIR REGISTRO Y DATOS.
220	0145	21 4B 01	REC,10 LD HI,REG10	RECIBIR EN REGISTRO DE MEMORIA.
221	0148	C3 20 00	JP RECIPI	
222	014B	DP 02	REC,10 LD A,F0,0H	BIT 10 DATO DE SIG. DIRECTOR.
223	014D	01	OR C	SALIDA EN REGISTRO C.
224	014E	DP 21 0C 01	LD TX,REG 10	CARGA REGISTRO DE RETORNO.
225	0152	4F	LD C,A	SALIDA DE DATOS.
226	0153	CB 29	BIT 7+C	PRUEBA DIRECTOR DE TIPO.
227	0155	C2 37 00	JP NZ,BIT,10	SI REGISTRO = 00 A BORRAR.
228	0158	FE 00	REC,15 CP 0CH	
229	015A	20 6F	JP Z,NONCSP	SI ES BACKUPSET RETORNA A RETRATO.
230	015C	FE 40	CP A0H	
231	015E	CA B4 03	JP Z,NORITO	SI ES BORRATOR = 03 A RETRATO.
232	0161	21 10 FF	LD HI,0,1FH0H	REVISAR REGISTRO DIRECTOR.
233	0164	CB 46	BIT 0+CH0	
234	0166	C2 FF 02	JP NZ,RUT,01	
235	0169	CB 4C	BIT 1+CH0	
236	016B	C2 09 03	JP NZ,RUT,02	
237	016C	CB 56	BIT 3+CH0	
238	0170	C2 F3 03	JP NZ,RUT,04	
239	0173	CB 5F	BIT 5+CH0	
240	0175	C2 21 01	JP NZ,RETURN	
241	0178	CB 66	BIT 4+CH0	
242	017A	C2 05 05	JP NZ,RUT,05	
243	017B	CB 6C	BIT 5+CH0	
244	017E	C2 00 00	JP NZ,RUT,06	
245	0182	CB 76	BIT 6+CH0	
246	0184	C2 00 00	JP NZ,RUT,07	
247	0187	CB 7E	BIT 7+CH0	
248	0189	C2 00 00	JP NZ,RUT,08	
249	018C	FE 52	CP 52H	
250	018E	CA 03 03	JP Z+LBNL	SI ES LBNL Y RETRATO A RETRATO.
251	0191	21 00 01	RETURN LD HI,REG10	CARGA DIRECTOR DEL REGISTRO.
252	0194	CB 00 00	CALL CP A0H	PRUEBA A REGISTRO EN MEM.
253	0197	12	LD CH0+6	CARGA REGISTRO DE MEMORIA.

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 7

250

254	0198	79		LD A+C	RECUPERA DATO RECIBIDO.
255	0199	DD 21 85 01		LD IX,RET..11	CARGA DIR. DE RETORNO.
256	019D	C3 5E 0C		JP SACAT	VA A RUTINA SACAT TERMINAL.
257	01A0	FD 21 A7 01		ERROR1 LD IV,RET..12	CARGA DIR. DE RETORNO.
258	01A4	C3 27 0C		JP DET.PO	BRINCA A RUTINA DET.PO.
259	01A7	FD 21 AE 01		RET..12 LD IY,RET..13	CARGA DIR. DE RETORNO.
260	01AB	C3 6B 0C		JP PONE.T	LLAMA A RUTINA PONE.T.
261	01AC	FD 21 45 01		RET..13 LD IY,HRCT10	CARGA DIR. DE RETORNO.
262	01D2	C3 47 0C		JP SET.PO	LLAMA A RUTINA SET.PO.
263	01F5	OE 00		RET..11 LD C,0OH	RESETEA REGISTRO DE DATO Y RAND.
264	01F7	10 23		JP RET..14	
265	01F9	79		RET..17 LD A+C	RECUPERA DATO DE TERMINAL.
266	01FA	10 9C		JP RET..15	
267	01FC	FD 21 C3 01		RET..10 LD IY,RET..16	CARGA DIR. DE RETORNO.
268	01C0	C3 7F 0C		JP DORMAS	
269	01C3	FD 21 09 01		RET..16 LD IY,RET..17	CARGA DIR. DE RETORNO.
270	01C7	C3 47 0C		JP SET.PO	
271	01CA	7B		PACKSP LD A+D	PRUEBA CONTADOR.
272	01CB	21 CF FF		LD HL,OFFCFH	
273	01CE	DE		CP (HL)	
274	01CF	CA 43 01		JP Z,RET..10	SI CONTADOR >4, VA A RET..10.
275	01D2	10		DEC DE	INCREMENTA DIR. DE MEMORIA.
276	01D3	04		INC B	INCREMENTA CONTADOR.
277	01D4	79		LD A+C	RECUPERA EL DATO.
278	01D5	DD 21 43 01		LD IX,RET..10	CARGA DIR. DE RETORNO.
279	01D9	C3 5E 0C		JP SACAT	ENVIA A TERMINAL.
280	01DC	13		RET..14 INC DE	INCREMENTA DIR. DE MEMORIA.
281	01DD	05		DEC B	INCREMENTA CONTADOR.
282	01DE	C2 45 01		JP NZ,HRCT10	SICONTADOR>0, VA A HRCT10.
283	01E1	21 00 FF		LD HL,OFFD0H	REVISAR REGISTRO INDICADOR.
284	01E4	CD 46		BIT 0,(HL)	
285	01E6	C2 16 03		JP NZ,RUT..11	
286	01E9	CB 4E		BIT 1,(HL)	
287	01ED	C2 C5 03		JP NZ,RUT..12	
288	01EE	CB 56		BIT 2,(HL)	
289	01FO	C2 05 04		JP NZ,RUT..13	
290	01F3	CB 5E		BIT 3,(HL)	
291	01F5	C2 60 04		JP NZ,RUT..14	
292	01F8	CB 66		BIT 4,(HL)	
293	01FA	C2 6B 04		JP NZ,RUT..14	
294	01FD	CB 6E		BIT 5,(HL)	
295	01FF	C2 00 00		JP NZ,RUT..16	
296	0202	CB 76		BIT 6,(HL)	
297	0204	C2 00 00		JP NZ,RUT..17	
298	0207	CB 7E		BIT 7,(HL)	
299	0209	C2 00 00		JP NZ,RUT..18	
300	020C	11 BB 12		LD DE,MENT12	ENVIA MENSAJE 12.
301	020F	06 D0		LD B,0OH	
302	0211	DD 21 18 02		LD IX,REG..12	DIRECCION DE RETORNO.
303	0215	C3 0C 0C		JP MENTER	
304	0218	B9		REG..12 EXX	
305	0219	0E 0B		LD C,0OH	CARGA NO. DE LINEAS (ALT).
306	021B	09		EXX	
307	021C	21 DD FF		LD HL,OFFD0H	LOC. DE DATOS HEXANECIALES.

ERR	LINIA	ADDR	B1	B2	B3	B4	S I S T E M A	G R - 1 0 0 0	PAGINA	0	
		300	021F	11	B6	FF	LD DE, OFFD6H	LOC. DE BYTES HEXADECIMALES.			
		309	0222	06	03		LD B,02H	NO. DE CONVERSIONES.			
		310	0224	CB	A0	0C	CALL HEX-NY				
		311	0222	DA	B6	FF	LD HL,(OFFD6H)	RECOGE POSICION.			
		312	022A	11	05	00	N.DATO LD DE,0005H				
		313	022B	ED	S2		SBC HL,DE				
		314	022F	22	B4	FF	RET_21 LD (OFFD4H),HL	SALVA NUEVA DIRECCION.			
		315	0232	7E			LD A,(HL)	CARGA EN EL ACUMULADOR EL DATO.			
		316	0243	32	B5	FF	LD (OFFD3H)+A	SALVA EL DATO.			
		317	0236	21	B4	FF	LD HL,OFFD4H	TRANSFERIR DATOS DE ETAPA FUTS			
		318	0239	11	B1	FF	LD DE,OFFD3H	EN PERIODO.			
		319	023C	01	02	00	LD BC,0002H				
		320	023F	ED	B0		LD1K				
		321	0241	21	B5	FF	LD HL,OFFD3H	LOC. DE BYTES HEXADECIMALES.			
		322	0244	11	B0	FF	LD DE,OFFD3H	LOC. DE CARACTERES ASCII.			
		323	0247	06	03		LD B,03H	NO. DE CONVERSIONES.			
		324	0249	CB	B5	0C	CALL BY-ASC				
		325	024C	11	B0	FF	LD DE,OFFD3H	ENVIA MENSAJE DESDE FF00.			
		326	024F	06	06		LD B,06H				
		327	0251	DB	21	5D	02	LD IX+RET_19	DIRECCION DE RETORNO.		
		328	0255	C3	00	0C	JP HENTER				
		329	0258	B9			RET_19 EXX				
		330	0259	00			DEC C	INCREMENTA CONTADOR (ALT).			
		331	025A	CA	65	02	JP Z,RET_20	SI CONTADOR=0, VA A RET_20.			
		332	025D	B9			EXX				
		333	025E	2A	B1	FF	LD HL,(OFFD1H)	RECOPILA DIRECCION.			
		334	0261	23			IINC HL	INCREMENTA DIRECCION.			
		335	0262	C3	2F	02	JP RET_21	REGRESA A LA RUTINA.			
		336	0265	B9			RET_20 EXX				
		337	0266	0E	0B		LD C,0MH	CARGA CONTADOR DE LINEAS.			
		338	0269	D9			EXX				
		339	0269	06	02		LD B,02H	CARGA CONTADOR DE DIGITOS.			
		340	026A	0E	00		LD C,00H	CARGA REGISTRO DE BARRERAS=00.			
		341	026B	21	73	02	HRCT11 LD HL,RECT11	RECUPERACION EN RECT11.			
		342	0270	C3	20	00	JP REC11				
		343	0273	DB	02		RECT11 IN A,(02H)	HETE DATO DESDE TERMINAL.			
		344	0275	00			EX AF,AF'	GUARDA EL DATO.			
		345	0276	FD	21	B2	02	LD IY+RET_25	CARGA DIN. DE RETORNO.		
		346	027A	CB	79		BIT 7,C				
		347	027C	C2	7F	0C	JP NZ,BORRA2				
		348	027F	21	CF	FF	LD HL,(OFFC9H)	SI BIT 7=1, VA A BORRA2.			
		349	0282	CR	7E		BIT 7,(HL)	SI BIT 6=1, VA A BORRA2.			
		350	0284	C2	00	03	JP NZ,BORRA2	REGRESA EL DATO.			
		351	0287	00			RET_25 EX AF,AF'	CARGA HL, CON LA POSICION.			
		352	0288	2A	B6	FF	LD HL,(OFFD6H)				
		353	028D	FE	49		CP 49H				
		354	028D	CA	B3	02	JP Z,RESTAR	SI ES "I", VA A RESTAR.			
		355	0270	FE	4P		CP 4DH				
		356	0292	CA	B4	03	JP Z,ZONITO	SI ES "M", VA A MONITO.			
		357	0295	FE	4E		CP AEH				
		358	0297	CA	CD	02	JP Z,NEXT	SI ES "N", VA A NEXT.			
		359	029A	FE	4F		CP 4FH				
		360	029C	CA	BD	02	JP Z,SUMAR	SI ES "O", VA A SUMAR.			
		361	029F	FE	50		CP 50H				

Linea	Etiquetas	Datos	Linea	Etiquetas	Datos
352	0201	00 01 01	352	ZPREVIO	SI ES "1" VA A R. DEP.
353	0204	1E 51	CP 51H	SI ES "0" VA A R. DEP.	
354	0206	0A 90 03	ZLDIRE	SI ES "0" VA A R. DEP.	
355	0209	1E 52	CP 52H		
356	020B	00 66 03	ZLZUN	SI ES "0" VA A R. DEP.	
357	020E	21 42 03	LD ILVERROR2		
358	0201	00 0B 0C	CALL CP.ASC	Llama a RUTINA CP.ASC	
359	0204	21 06 1F	LD M+OFDEH		
370	0202	ED 6F	RLO	CARGA EL DIGITO.	
371	0205	03	DEC D	INCREMENTA CONTADOR.	
372	020A	C2 30 02	JP NZDPTLL	SI CONTADOR=0 VA A DECTEL.	
373	020B	7L	LD A(0L)		
374	020F	42	LD B(0L)	CARGA REGISTRO DE CORREGCTOR.	
375	020F	2A 66 FF	LD C(0L)	LLAMADA POSTCOND.	
376	0202	77	LD D(0L)	CARGA CUERDO DATO.	
377	0203	3E	LD A(0L)	RECOPILA DG.D	
378	0204	80	CP B		
379	0205	C2 5C 03	JP NZERRR2	SI NO ES TOLDA VA A ERROR2.	
379	0206	23	NEXT	TOC HL	
381	0209	02 03 FF	CARGA	LD OFFDHD+4	
381	020E	03 20 02	LD D(0L)	CUADRO HUECO POSTCOND.	
383	020F	20	PREF10	LD D(0L)	
384	0202	6A	DEC D	INCREMENTA SUBTICKER.	
385	0203	6A 02 02	LD CARGAR	VA A CARGAR.	
385	0203	3E 01	RESTAR	LD A(0L)	
385	0205	32 00 11	LD OFFDHD+4	REDIMEN. PESOS. REDIMEN. POSTCOND.	
387	0200	14 06 13	LD D(0L)	CARGA D(0L). REDIMEN. D(1).	
388	020B	1B 03	LD D(0L)	REDIMEN. D(0L). L5.	
389	020B	3E 01	SUMAR	LD A(0L)	
390	0206	32 00 FF	LD OFFDHD+4	CUADRO DIAZ. REDIMEN. POSTCOND.	
391	0202	1B 03 13	LD D(0L)	CARGA SUBTICKER. REDIMEN. D(1).	
392	0205	06 12	EGDAD	LD B(0L)	
393	0202	00 21 FE 92	LD IXREG.13	DIRECCION DE RETORNO.	
394	020B	C3 02 0C	LD MENTER		
395	020F	11 07 13	REG.13	LD MENTER	
396	0201	6B 1B	LD MENTER	REDIMEN. D(1).	
397	0203	00 21 FE 02	LD MENTER		
398	0206	C3 0C 0C	REG.14	LD MENTER	
399	0202	05 02	LD MENTER	CONTADOR DE DIGITOS.	
400	0205	C3 3C 01	REG.14	LD MENTER	
401	020F	FE 49	RDH.01	CP A(0H)	
402	0201	6A 02 02	RDH.01	CONTINUA RUTINA DE CORREGCTOR.	
403	0204	FE 4F	JP ZKESTAR	SI ES "1" VA A R. DEP.	
404	0206	00 00 02	CP A(0H)		
405	0209	FE 51	JP ZS000R	SI ES "0" VA A S000R.	
406	020B	C3 95 03	ROT.02	CP 51H	
407	0201	FE 52	JP ZLDIR	SI ES "0" VA A R. DEP.	
408	0204	C3 05 03	JP ZLZUN	SI ES "0" VA A R. DEP.	
409	0203	C3 94 01	JP RETORN	RETORNA A LA RUTINA.	
410	0206	1B 06 13	ROT.11	LD D(0L)	
411	0319	0E 1C	ROT.11	DEC D(0L)	
412	0318	00 21 22 03	LD B(0L)	REDIMEN. D(0L).	
413	021F	C3 0C 0C	LD IXREG.15	DIRECCION DE RETORNO.	
414	0322	21 0B FF	REG.15	LD MENTER	
415	0325	13 0C 11	LD MENTER	REDIMEN. D(0L).	

ERR LINEA ADIR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 11

470	03B5	06 23		LD B,23H	
471	03B7	BD 21 BE 03		LD IX,REG..21	DIRECCION DE RETORNO.
472	03B8	C3 0C 0C		JP HENTER	
473	03E	06 04		REG..21 LD B,04H	CONTADOR=04.
474	03C0	3E 02		LD A,02H	PONE REGISTRO DE RUTINA.
475	03C2	C3 39 01		JP ET..RUN	
476	03C5	21 BD FF		RUT..12 LD HL,OFF0DH	DIRECCION DE DIGITOS.
477	03C8	11 B6 FF		LD DE,OFFD6H	DIRECCION DE BYTES.
478	03CD	06 02		LD H,02H	NO. DE BYTES.
479	03CD	CD AB 0C		CALL HEX_BY	
480	03D0	2A B6 FF		LD HL,(OFF16H)	
481	03D3	C9		JP (HL)	IRINCA A EJECUTAR.
482	03D4	11 00 10		MONITO LD DE,HENTOO	CARGA MENSAJE 00.
483	03D7	06 FF		LD B,OFFH	
484	03D9	BD 21 96 00		LD IX,REG..00	CARGA DIR. DE RETORNO.
485	03DD	C3 0C 0C		JP HENTER	

ERR LINEA ADDR R1 R2 R3 R4

S I S T E M A G R - 1 0 0 0

PAGINA 10

	416	0320	06 01	LD B,01H	NO. DE CONVERSIONES,
	417	0320	CD A0 0C	CALL HEX_BY	LLAMA A RUTINA DE CONV. HEX_BY.
	418	0320	10	DEC DE	
	419	0320	10	LD A,(DE)	RECUPERA EL RYTE Y
	420	0320	5F	LD E,A	LO CARGA EN EL REGISTRO E.
	421	0330	16 00	LD B,00H	
	422	0332	20 06 FF	LD HL,(OFFBDH)	RECUPERA POSICION.
	423	0335	3A B0 FF	LD A,(OFFBDH)	PRUEBA BANDERA DE ADC/SHC.
	424	0338	CD 2F	BIT 7,A	
	425	033A	C2 42 03	JP NZ,RESTA	
	426	033B	CD 50	ADC HL,DE	EFFECTUA LA SUMA,
	427	033C	C3 C9 02	JP CARGAR	VA A CARGAR
	428	0342	ED 52	RESTA	EFFECTUA LA RESTA.
	429	0344	C3 C9 02	SBC HL,DE	VA A CARGAR.
	430	0347	FD 21 4E 03	ERROR2	EFFECTUA LA RESTA.
	431	034D	C3 27 0C	LD TY,RET_22	VA A CARGAR.
	432	034E	FD 21 55 03	JP SET,10	CARGA DIR. DE RETORNO.
	433	0352	C3 60 0C	RET_22	LD TY,RET_23
	434	0355	FD 21 60 02	JP FONE,1	LD TY,RET_23
	435	0359	C3 47 0C	RET_23	LD TY,HRECT11
	436	035C	FD 21 2A 02	JP SET,PO	LD TY,N_BATO
	437	0360	7C	ERROR3	CARGA DIR. DE RETORNO.
	438	0361	21 CF FF	LD A,H	
	439	0364	CB FF	LD HL,OFFCFH	CARGA BANDERA DE ERROR.
	440	0366	2A B6 FF	SET 7,(HL)	CARGA LA POSICION EN HL.
	441	0369	FE 0B	LD HL,(OFFBDH)	
	442	036B	30 0D	CP 0BH	
	443	036B	B9	JP C,ERROR4	SI DIR. ALTA:02, VA A ERROR4.
	444	036C	11 ED 13	EXX	
	445	0371	06 2C	LD DE,MENT12	ENVIA MENSAJE 12.
	446	0373	BB 21 44 0C	LD B,2CH	
	447	0377	C3 0C 0C	LD IX,REG_04	
	448	037A	3F	JP HENTER	
	449	037B	B9	ERROR4	RESETEA BANDERA DE CARRY.
	450	037C	11 19 14	CCF	
	451	037F	06 2C	EXX	
	452	0301	BB 21 44 0C	LD DE,MENT10	ENVIA MENSAJE 10.
	453	0305	C3 0C 0C	LD B,2CH	
	454	030B	21 CF FF	LD IX,REG_04	
	455	030B	CB DE	LD IX,REG_04	
	456	030D	B9	RES 7,(HL)	RESETEA BIT 6 DE BANDERAS.
	457	030E	11 45 14	EXX	
	458	0391	06 0F	LD DE,MENT19	ENVIA MENSAJE 19.
	459	0393	BB 21 44 0C	LD B,0FH	
	460	0397	C3 0C 0C	LD IX,REG_04	
	461	039A	11 54 14	JP HENTER	
	462	039D	06 33	N_BIRE	LD DE,MENT20
	463	039F	BB 21 35 01	LD B,33H	CARGA CON MENSAJE 20.
	464	03A3	C3 0C 0C	LD IX,REG_11	DIRECCION DE RETORNO.
	465	03A6	11 07 14	JP HENTER	
	466	03A9	06 10	LD DE,MENT22	CARBA CON MENSAJE 22.
	467	03AD	BB 21 B2 03	LD B,10H	
	468	03AF	C3 0C 0C	LD IX,REG_22	DIRECCION DE RETORNO.
	469	03B2	11 64 14	JP HENTER	
			REG_22	LD DE,MENT21	CARGA CON MENSAJE 21.

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGING 12

407

***** RUTINA DEL TRASLADO DE ARCHIVOS *****

265

407	03E0	11 20 15	TRASLA LD DE,MENIT21	RUTINAS DE TRASLADO DE ARCHIVOS!
409	03E3	06 03	LD B,03H	
411	03E5	BD 21 EC 03	LD IX,REG_21	
492	03E9	C3 0C 0C	JP HENTER	
493	03EC	06 02	REG_21 LD B,02H	
494	03EE	3E 04	LD A,04H	
495	03F0	C3 39 01	JP LT,RUN	
496	03F3	FE 45	RUT_03 CP 45H	
497	03F5	1C 00 01	JP NC,ERROR1	
498	03F8	FE 41	CP 41H	
499	03FA	1A 00 01	JP C,ERROR1	
500	03FB	12	LD (PC),A	
501	03FC	BD 21 05 01	LD IX,RET_11	
502	0402	C3 5C 0C	JP SACAT	
503	0405	1D	RUT_13 DEC DE	
504	0406	1A	LD A,(PC)	
505	0407	CB 27	SIA A	
506	0409	CB 27	SIA A	
507	040B	12	LD (PC),A	
508	040C	CB	EX DE+H	
509	040D	11 BD FF	LD DE,OFFDH	
510	0410	06 01	LD B,01H	
511	0412	CD 00 0C	CALL HEX,RY	
512	0415	EB	EX DE,HIL	
513	0416	2D	DEC HIL	
514	0417	6E	LD LY,CHD	
515	0410	26 0E	LD H,0FH	* ASIGNAR DIRECCION *
516	041A	E9	JP (HL)	
517	041D	FF FF FF	DATA OFFH,OFFH,OFFH	
518	041E	11 13 16	COM_CPLD DE,MENIT22	
519	0421	06 09	LD B,09H	
520	0423	BD 21 20 04	LD IX,REG_22	
521	0427	C3 0C 0C	JP HENTER	
522	042A	11 13 14	REG_22 LD DE,MENIT22	
523	042D	06 09	LD B,09H	
524	042F	BD 21 36 04	LD IX,REG_23	
525	0433	C3 10 0C	JP HENCOM	
526	0436	3E 36	REG_23 LD A,36H	
527	0430	C3 12 0C	JP HENTER106	
529			RUTINA DE MEMORIA-MEMORIA,	
531	043B	FD 21 42 04	MEM_RMM LD IY,RMM_00	--- RETORNO ---
532	043F	C3 65 0D	JP H,OPC1	IRINCA A MENSAJE OPC1,
533	0442	11 32 16	RMM_00 LD DE,OPC_02	CARGA MENSAJE OPC_02
534	0445	06 12	LD B,25	
535	0447	BD 21 4E 04	LD IX,RMM_01	--- RETORNO ---

ERR LINEA APBR B1 B2 B3 B4

S I S T E M A

0 R - 1 0 0 0

PAGINA 13

536	044B	C3 0C 0C		JP MENTER	
537	044E	FB 21 55 04	RHM..01	LD IV,RHM..02	--- RETORNO ---
538	0452	C3 91 0D		JP H,OPCS	BRINCA A MENSAJE OPC'S
539	0455	06 0C	RHM..02	LD B,0CH	CARGA CONTADOR DE CARACTERES
540	0457	11 C1 FF		LD DE,OFFC1H	INICIO DE CARGA
541	045A	3E 01		LD A,01H	BANDERA DE INDICACION
542	045C	32 C0 FF		LD (OFFCOH),A	
543	045F	21 CF FF		LD HL,OFFCFH	
544	0462	70		LD (HL),B	SALVA EL CONTADOR
545	0463	3C 00		LD A,00H	CARGA REGISTRO INDICADOR
546	0465	32 D0 FF		LD (OFFRH),A	
547	0466	C3 43 01		JP RET..10	BRINCA A RUTINA SET..10
548	0468	11 92 14	RHM..14	LD DE,HEM173	CARGA CON MENSAJE 73
549	046E	05 20		LD B,45	
550	0470	00 21 74 04		LD IX,REC..23	--- RETORNO ---
551	0474	18 DS		JR RHM..00102	ENVIA MENSAJE
552	0476	21 7C 04	REC..73	LD HL,HRC720	RECIBE DE LA TERMINAL
553	0479	C3 20 0C		JP REC720	PN HRC720
554	047C	1B 02	HRC720	IN A,(02)	RECIBE EL DATO
555	047E	FE 4B		CP 4DH	
556	0480	CA 04 03		JP Z,HONITO	ST A,4B, VA A HONITO
557	0483	FE 0D		CP 0DH	
558	0485	20 40		JP Z,RHM..06	ST A,0B, VA A RHM..06
559	0487	FE 00		CP 0DH	
560	0489	20 10		JP Z,RHM..05	ST A,0B, VA A RHM..05
561	048B	FE 1A		CP 1AH	
562	0490	CA 49 05		JP Z,RHM..09	ST A,1A, VA A RHM..02
563	0490	FD 21 92 04		LD IV,RHM..03	RUTINA DE ERROR
564	0494	C3 27 0C		JP DET..PO	
565	0497	FD 21 9C 04	RHM..03	LD IV,RHM..04	
566	049B	C3 40 0C		JP PONE..T	
567	049E	FD 21 76 04	RHM..04	LD IV,REC..73	
568	04A2	C3 47 0C		JP SET..PO	
569	04A5	3A C0 FF	RHM..05	LD A,(OFFCOH)	CARGA BANDERA INDICADORA
570	04A8	FE 01		CP 01H	Y SIGUE RUTINA
571	04AA	28 16		JR Z,RHM..50	
572	04AC	FE 02		CP 02H	
573	04AC	CA FF FF		JP Z,RHM..20	
574	04B1	FE 03		CP 03H	
575	04B3	CA FF FF		JP Z,RHM..21	
576	04B6	FE 04		CP 04H	
577	04B8	CA FF FF		JP Z,RHM..22	
578	04B9	FE 05		CP 05H	
579	04B9	CA FF FF		JP Z,RHM..23	
580	04C0	00 00		BEFB 00,00	
581	04C2	11 DF 16	RHM..5A	LD DE,HEM724	RUTINA BACKSPACE
582	04C5	06 1B		LD B,24	
583	04C7	IR 21 CD 04		LD IX,REC..24	--- RETORNO ---
584	04CB	18 71		JR REC..75..03	ENVIA MENSAJE 74
585	04CD	06 01	REC..74	LD B,01H	INICIALIZA CONTADOR
586	04CF	11 CC FF		LD DE,OFFCCH	Y DIRECCION DE CARGA
587	04D2	10 94		JR RUT..14..03	VA A RET..10
588	04D4	3A C0 FF	RHM..06	LD A,(OFFCOH)	CARGA BANDERA INDICADORA
589	04D7	FE 01		CP 01H	Y SIGUE RUTINA

590	0409	2B	25		JR Z,RMM..07	.
591	040D	FE	02		CP 02H	.
592	040D	CA	FF	FF	JP Z,RMM..30	.
593	04E0	FE	03		CP 03H	.
594	04E2	CA	FF	FF	JP Z,RMM..31	.
595	04E5	FE	04		CP 04H	.
596	04E7	CA	FF	FF	JP Z,RMM..32	.
597	04EA	FE	05		CP 05H	.
598	04EC	CA	FF	FF	JP Z,RMM..33	.
599	04EF	FE	06		CP 06H	.
600	04F1	CA	FF	FF	JP Z,RMM..34	.
601	04FA	FE	07		CP 07H	.
602	04F6	CA	FF	FF	JP Z,RMM..35	.
603	04F9	FE	08		CP 08H	.
604	04FB	CA	E0	05	JP Z,RMM..36	.
605	04FE	00	99		DECW 00,99H	.
606	0500	11	1F	16	RMM..07 LD DE,MENT74	RUTINA RETURN
607	0503	06	12		LD R,18	
608	0505	DD	21	08	LD IX,RMM..08	---- RETORNO ----
609	0509	10	33		JR REG..75-03	ENVIA MENSAJE 74
610	050E	37			RMM..08 SCF	
611	050C	3F			CCF	RESETEA EL CARRY
612	050D	21	0C	FF	LD HL,(FF)CH	DIRECCION DE DATOS HEXA
613	0510	11	B1	FF	LD HL,(FF)DH	DIRECCION DE BYTES
614	0513	06	06		LD R,0AH	NUMERO DE CONVERSTORES
615	0515	CD	A0	0C	CALL HEX.RY	LLAMA A HEX-RY
616	0518	2A	13	FF	LD HL,(0FFD3H)	CARGA HL CON DIR. MAXIMA
617	051B	ED	5B	05	LD DE,(0FFD3H)	CARGA DE CON DIR. DE INICIO
618	051F	ED	52		SRC HL,DE	EFFECTUA LA DIFERENCIA
619	0521	44			LD R,H	CARGA EN "H" EL NUMERO
620	0522	4D			LD C,L	DE TRASPOSGOS
621	0523	03			INC BC	INCREMENTA EL CONTADOR
622	0524	EB			EX DE,HL	CARGA "HL" CON DIR. DE INICIO
623	0525	ED	5B	B1 FF	LD DE,(0FFD3H)	CARGA "DE" CON DIR. DESTINO
624	0529	1B			DEC DE	
625	052A	13			INCREM TH,DE	INCREMENTA EL DESTINO
626	052B	7C			LD A,(HL)	ALMACENA EL DATO
627	052C	12			LD (DE),A	LO CARGA EN "(HL)"
628	052D	1A			LD A,(DE)	COMPROBRA LA CARGA
629	052E	ED	A1		CPI	CONTRA EL DATO ORIGINAL
630	0530	29	55		JR NZ,ERROR	SI "(DE)" DIF. "(HL)", VA A ERROR
631	0532	EA	2A	05	JP PE,INCREM	SI "NC" DIF. DE 00, VA A INCREM
632	0535	11	B7	16	LD DE,MENT75	RUTINA DE CONCLUSION
633	0538	06	61		LD R,97	
634	053A	DD	21	01	LD IX,REG..75	---- RETORNO ----
635	053E	C3	0C	0C	JP MENTER	ENVIA MENSAJE 75
636	0541	21	0C	FF	REG..75 LD HL,(FF)CH	
637	0544	36	00		LD (HL),00H	CARGA BANDERA INDICADORA
638	0546	C3	76	04	JP REC..73	DRINCA A REC..73
639	0549	3A	C0	FF	RMM..09 LD A,(0FFC0H)	COMPARA CON BANDERA INDICADORA
640	054C	FE	00		CP 0AH	Y DRINCA A RUTINA
641	054E	2B	26		JR Z,RMM..10-11	.
642	0550	FE	B1		CP B1H	.
643	0552	CA	FF	FF	JR Z,RMM..40	.

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 15

268	644	0555	FE 02	CP B2H	.
	645	0557	CA FF FF	JP Z,RHM..41	.
	646	055A	FE 03	CP 03H	.
	647	055C	CA FF FF	JP Z,RHM..42	.
	648	055F	FE 04	CP 04H	.
	649	0561	CA FF FF	JP Z,RHM..43	.
	650	0564	FE 05	CP 05H	.
	651	0566	CA FF FF	JP Z,RHM..44	.
	652	0569	FE 06	CP 06H	.
	653	056B	CA FF FF	JP Z,RHM..45	.
	654	056E	FE 07	CP 07H	.
	655	0570	CA FF FF	JP Z,RHM..46	.
	656	0573	C3 90 04	JU RHM..03-07	BIRICA A RUTINA DE ERROR
	657	0576	11 B4 12	LD DE..MENT12-04	ENVIA UN "ESC + 2"
	658	0579	06 03	LD B,03H	.
	659	057B	DD 21 01 05	LD IX,RHM..10	--- RETORNO ---
	660	057F	10 B0	JR REG..75-03	.
	661	0581	21 1C 0B	RHM..10 LD HL,00DICH	CARGA "HL" CON DIR. PARA TABLA
	662	0584	C3 0B 01	JP REG..EX-13	BIRICA A RUTINA DE SELECCION
	663	0587	11 B7 16	ERROR LD DE..MENT25	CARGA MENSAJE 75
	664	058A	06 40	LD B,64	.
	665	058C	DD 21 92 05	LD IX,REG..76	--- RETORNO ---
	666	0590	10 AC	JR FL0..75-03	.
	667	0592	11 3B 17	REG..76 LD DE..MENT26	CARGA MENSAJE 76
	668	0595	06 21	LD B,33	.
	669	0597	DD 21 41 05	LD IX,REG..75	--- RETORNO ---
	670	059B	10 A1	JR REG..75-03	.
	672				FRUTINA DE COMPUTADORA A MEMORIA,
	674	059D	FD 21 A4 05	COM..MH LD IY,RCH..01	
	675	05A1	C3 65 0H	JP H..DFC1	
	676	05A4	FD 21 AB 05	RCH..01 LD IY,RCH..02	
	677	05AB	C3 70 0H	JI H..DFC3	
	678	05AB	00 00 00	RCH..02 DEF8 00,00,00	
	679	05AE	00 00	DEFD 00,00	
	680	05B0	00 00 00 00	DEFB 00,00,00,00	
	681	05B4	C3 00 00	JP JMP..00	
	682	05B7	11 C5 FF	RCH..03 LD DE..OFFC5H	
	683	05DA	3E 4B	LD A,4BH	
	684	05BC	12	LD (RE),A	
	685	05BD	13	INC NE	
	686	05DE	3E 20	LD A,20H	
	687	05E0	12	LD (RE),A	
	688	05E1	13	INC DE	
	689	05E2	06 06	LD D,06H	
	690	05E4	3E 0H	LD A,0BH	
	691	05E6	32 C0 FF	LD (OFFC0H),A	
	692	05E9	21 CF FF	LD HL,OFFCFH	
	693	05EC	70	LD (HL),B	
	694	05EB	3E 10	LD A,10H	
	695	05EF	32 B0 FF	LD (OFFD0H),A	

ERR LINEA ADDR

B1 B2 B3 B4

S T S T E M A

G R - 1 0 0 0

PAGINA 14

696	05D2	C3	43	01		JP RET_10	
697	05D5	12			RUT_05	LD (DE),A	
698	05D6	DD	21	B5		LD IX,RET_11	
699	05D8	C3	5E	0C		JP HACAL_T	
700	05D9	00	00	00		DEFB 00,00,00	
701	05E0	21	C1	FF	RHM_34	LD HL,0FFC1H	
702	05E3	36	00			LD (HL),00	
703	05E5	11	72	17		LD DE,MENT79116	
704	05E6	06	00			LD H,0DH	
705	05E8	00	21	F1		LD IX,RCH_04	
706	05E9	C3	0C	0C		JP HENTER	
707	05F1	00	C3	62	RCH_04	DEFB 00,0C3H,69H	
708	05F4	06	00			LD D,00H	
709	05F6	DD	21	FC		LD IX,RCH_05	
710	05F8	10	F2			JR RCH_04-03	
711	05FC	00	00	C3	RCH_05	DEFB 09,00,0C3H	
712	05FF	0C	00			DEFB 0CH,0BH	
713	0601	12				LD (DE),A	
714	0602	06	02			LD H,0DH	
715	0604	DD	21	00		LD IX,RCH_06	
716	0606	C3	10	0C		JP HENCOH	
717	0608	11	86	17	RCH_06	LD DE,HLHT79129	
718	060E	06	02			LD D,02H	
719	0610	DD	21	14		LD IX,RCH_07	
720	0614	10	F2			JR RCH_06-03	
721	0616	DD	21	44		RCH_07	LD IX,RCH_10
722	0618	21	20	06		LD HL,RCOMP1	
723	061B	C3	07	0C		JP RC_TIH	
724	0620	DD	02		RCOMP1	IN A,(02H)	
725	0622	FE	0A			CP 0AH	
726	0624	C2	50	06		JP NZ,RCH_12	
727	0627	21	C1	FF		LD HL,0FFC1H	
728	062A	CD	2E			BIT 7,(HL)	
729	062C	C2	ER	0C		JP NZ,RC_SEC	
730	062F	CD	76			BIT 6,(HL)	
731	0631	C2	FF	FF		JP NZ,LFEED4	
732	0634	CD	6E			BIT 5,(HL)	
733	0636	C2	FF	FF		JP NZ,LFEED3	
734	0639	CD	66			BIT 4,(HL)	
735	063B	C2	FF	FF		JP NZ,LFEED4	
736	063C	21	60	04		LD HL,RCOMP2	
737	0641	C3	CF	0C		JP RECOMP	
738	0644	11	D7	16	RCH_10	LD DE,MENT75	
739	0647	06	40			LD D,64	
740	0649	DD	21	50		LD IX,RCH_11	
741	064B	C3	0C	0C		JP HENTER	
742	0650	11	00	17	RCH_11	LD DE,MENT78	
743	0653	06	22			LD D,34	
744	0655	DD	21	41		LD IX,REG_75	
745	0659	10	F2			JR RCH_11-03	
746	065B	21	20	06	RCH_12	LD HL,RCOMP1	
747	065E	10	E1			JP RCH_10-03	
748	0660	00	00	00	RCOMP2	DEFB 00,00,00	
749	0663	C3	71	06		JP 00671H	

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A O R - 1 0 0 0

PAGINA 17

750	0666	FF FF FF		DEFB 0FFH,0FFH,0FFH	*** AIREADO ***
751	0669	11 C7 FF		LD DE,0FFC7H	
752	066C	06 05		LD B,06	
753	066E	C3 F4 05		JP 005F8H	
754	0671	B0 02		IN A,(02H)	RECIBE EL PRIMER CARACTER
755	0673	33		JNC SP	
756	0674	33		JNC SP	
757	0675	FE 3A		CP 3AH	
758	0677	20 41		JR Z,RCHL_00	
759	0679	BD 41 49 07		LD IX,RCHL_09	
760	067D	06 04		LD B,0AH	
761	067F	21 C1 FF		LD HL,0FFC1H	
762	0682	36 00		LD (HL),0BH	
763	0684	11 C7 FF		LD BL,0FFC2H	
764	0687	C3 04 06		JP RCHL_12	
765	0688	B0 21 96 06	RCHL_00	LD IX,RCHL_13	INICIA RUTINA DE CARGA
766	068E	06 02		LD B,02H	
767	0690	11 B6 FF		LD BE,0FFBAH	
768	0693	C3 EB 0C		JP RC,_SEC	
769	0696	FD 21 92 07	RCHL_13	LD IX,ERRORS	CARGA ERROR DE ESCRITURA.
770	0698	06 C1		LD B,01H	
771	069C	1B		DEC BC	
772	069D	1B		DEC DE	
773	069E	21 B1 FF		LD HL,0FFB1H	
774	06A1	CD B5 0B		CALL ASCI_BY	
775	06A4	7C		LD A,(HL)	
776	06A5	ED 44		NEG	
777	06A7	23		INC HL	
778	06AB	77		LD (HL),A	
779	06A9	BD 21 B1 06		LD IX,RCHL_14	
780	06AD	06 04		LD B,0AH	
781	06AF	10 B5		JP RCHL_13-06	
782	06B1	06 02	RCHL_14	LD B,02	CARGA DIRECCION DE INICIO
783	06B3	1F B0		LD E,0B0H	
784	06B5	21 B3 FF		LD HL,0FFB3H	
785	06B8	CD B4 0B		CALL ASCI_BY	
786	06B9	23		INC HL	
787	06BC	1E B3		LD E,0B3H	
788	06BE	1A		LD A,(DE)	
789	06BF	77		LD (HL),A	
790	06C0	ED 44		NEG	
791	06C2	1B		DEC DE	
792	06C3	47		LD B,A	
793	06C4	1A		LD A,(DE)	
794	06C5	00		ADD A,B	
795	06C6	12		LD (DE),A	
796	06C7	2B		DEC HL	
797	06C8	7C		LD A,(HL)	
798	06C9	ED 44		NEG	
799	06CB	47		LD B,A	
800	06CC	10		LD A,(DE)	
801	06CD	00		ADD A,B	
802	06CE	12		LD (DE),A	
803	06CF	BD 21 B5 06		LD IX,RCHL_15	

ERR LINEA ADDR P1 P2 P3 P4

S I S T E M A O R - 1 0 0 0

PAGINA 10

171

004	06D3	18	B9		JR RCM_0B104
005	0215	1B		RCH_15	DEC DE
006	0916	1A			LD A,(DE)
007	06D7	FE	31		CP 31H
008	02D9	C8	27	07	JP Z,FIN.LI
009	06DC	DD	21	E2 04	LD IX,RCH_15+13
010	06E0	10	AC		JR RCM_0B104
011	06E2	06	01		LD B,01H
012	06E4	1B			DEC DE
013	06E5	1B			DEC DE
014	06E6	21	D6	FF	LD HL,OFFD6H
015	06E9	CD	DA	0B	CALL ASC_BY
016	06EC	2A	D4	FF	LD HL,(OFFD4H)
017	06EF	3A	D6	FF	LD A,(OFFD6H)
018	06F2	77			LD (HL),A
019	06F3	46			LD D,(HL)
020	06F4	23			INC HL
021	06F5	22	D4	FF	LD (OFFD4H),HL
022	06FB	80			CP B
023	06F9	C2	98	07	JP NZ,ERROR4
024	06FC	ED	44		NEO
025	06FE	21	B2	FF	LD HL,OFFD2H
026	0701	86			ADD A,(HL)
027	0702	77			LD (HL),A
028	0703	2B			DEC HL
029	0704	35			DEC (HL)
030	0705	20	B5		JR NZ,RCH_15+07
031	0707	DD	21	0B 07	LD IX,RCH_16
032	070B	10	01		JR RCM_0B104
033	070D	06	01		RCH_16 LD B,01H
034	070F	1B			DEC DE
035	0710	1B			DEC DE
036	0711	21	D1	FF	LD HL,OFFD1H
037	0714	CD	DA	0D	CALL ASC_BY
038	0717	7E			LD A,(HL)
039	0718	23			INC HL
040	0719	46			LD D,(HL)
041	071A	B8			CP B
042	071B	C2	9E	07	JP NZ,ERROR7
043	071E	DD	21	0A 06	LD IX,RCH_0B
044	0722	06	03		LD B,03H
045	0724	C3	90	06	JP RCM_0B106
046	0727	FD	21	59 07	FIN.LI LD IY,RCH_1B115
047	0728	06	01		LD B,01H
048	072D	DD	21	34 07	LD IX,RCH_17
049	0731	C3	90	06	JP RCM_0B106
050	0734	01	01	00	RCH_17 LD BC,0001H
051	0737	21	NC	17	LD HL,MENT7A-05
052	073A	DD	21	65 07	LD IX,RCH_19
053	073E	CD	B0	0D	CALL CP_SEC
054	0741	06	04		LD B,04H
055	0743	DD	21	4A 07	LD IX,RCH_10
056	0747	C3	90	06	JP RCM_0B106
057	074A	01	04	00	RCM_10 LD NC,0004H

CARGA DE DATOS DESDE LA COMPUTADORA.

VA A ERROR DE CARGADO.

VA A ERROR DE CHECKSUM.

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A O R - 1 0 0 0

PAGINA 17

	058	074D	21	DD	17		LD HL,MENT7A-04
	059	0750	DD	21	65	07	LD IX,RCH_19
	060	0754	CD	B0	0B		CALL CP_SEC
	061	0757	FD	E9			JP (IY)
	062	0759	DD	21	35	05	LD IX,REG_75-12
	063	075D	11	C1	17		LD DE,MENT7A
	064	0760	06	06			LD B,06
	065	0762	C3	0C	0C		JP HENTER
	066	0765	33				RCH_19 INC SP
	067	0766	33				INC SP
	068	0767	10	C2			JR RCH_19-09
	069	0769	01	04	00		RCH_09 LD BC,0004H
	070	076C	21	DD	17		LD HL,MENT7A-09
	071	076F	DD	21	A4	07	LD IX,ERROR0
	072	0773	CD	B0	0D		CALL CP_SEC
	073	0776	DD	21	C7	07	LD IX,RCH_20
	074	077A	10	E1			JR RCH_19-08
	075	077C	11	D7	16		RCH_20 LD DE,MENT75
	076	077F	06	40			LD B,64
	077	0781	DD	21	B7	07	LD IX,RCH_21
	078	0785	10	DB			JR RCM_19-03
	079	0787	11	C7	17		RCH_21 LD DE,MENT7A104
	080	078A	06	22			LD B,34
	081	078C	DD	21	41	05	LD IX,REG_75
	082	0790	10	R0			JR RCM_19-03
	083	0792	00	00	00		ERROR5 DEF0,00,00
	084	0793	C3	AB	07		JP ERRO5A
	085	079D	00	00	00		ERROR6 DEF0,00,00,00
	086	079E	C3	B9	07		JP ERRO6A
	087	079E	00	00	C0		ERROR7 DEF0,00,00,00
	088	07A1	C3	BF	07		JP ERRO7A
	089	07A4	00	00	00		ERROR8 DEF0,00,00,00
	090	07A7	D9				ERRO8A EXX
	091	07A8	21	F9	07		LD HL,CONT_4
	092	07AB	10	04			JR ERRO5A104
	093	07AB	D9				ERRO8A EXX
	094	07AE	21	DE	07		LD HL,CONT_1
	095	07D1	D9				EXX
	096	07B2	FD	21	C5	07	LD IX,RCH_22
	097	07B6	C3	2B	07		JP FIN_LI+04
	098	07B9	D9				ERRO6A EXX
	099	07BA	21	E9	07		LD HL,CONT_2
	900	07BD	10	F2			JR ERRO5A104
	901	07BF	D9				ERRO7A EXX
	902	07C0	21	F4	07		LD HL,CONT_3
	903	07C3	10	EC			JR ERRO5A104
	904	07C5	11	C1	17		RCH_22 LD DE,MENT7A
	905	07CB	06	06			LD B,06
	906	07CA	DD	21	D1	07	LD IX,RCH_23
	907	07CE	C3	0C	0C		JP HENTER
	908	07D1	11	D7	16		RCH_23 LD DE,MENT75
	909	07D4	06	40			LD B,64
	910	07D6	DD	21	DC	07	LD IX,RCH_24
	911	07DA	10	F2			JR RCH_23-03

272

ERR LINEA ADDR R1 R2 R3 R4

S I S T E M A G R - 1 0 0 0

PAGINA 20

912	07DC	B9		RCH_24 EXX
913	07DB	E9		JP (HL)
914	07DE	11 92 0F		CONT_1 LD DE,MENT7D
915	07E1	06 24		LD B,36
916	07E3	DD 21 41 05		LD IX,REG_75
917	07E7	10 E5		JR RCM_23-03
918	07E9	11 B6 0F		CONT_2 LD DE,MENT7C-02
919	07EC	06 02		LD B,02
920	07EE	DD 21 92 05		LD IX,REG_74
921	07F2	10 DA		JR RCM_23-03
922	07F4	11 B8 0F		CONT_3 LD DE,MENT7C
923	07F7	10 E8		JR CONT_1103
924	07F9	11 DC 0F		CONT_4 LD DE,MENT7D
925	07FC	10 E3		JR CONT_1103
926	07FE			DEFS 2
927	0800	11 59 17		JMP_00 LD DE,MENT77
928	0803	06 10		LD B,010H
929	0805	DD 21 B7 05		LD IX,RCH_03
930	0809	C3 OC OC		JP MENTER
931	080C			DEFS 3
932	080F	11 AA 17		LD DE,MENT7A-23
933	0812	06 0E		LD B,00EH
934	0814	DD 21 1B 08		LD IX,CONT99
935	0818	C3 OC OC		JP MENTER
936	081B	11 C4 FF		CONT99 LD DE,OFFC4H
937	081E	3E 3F		LD A,03FH
938	0820	C3 01 06		JP RCM_0515

273

940
941
942
943

 ***** SUBRUTINAS AUXILIARES *****

 ORG OC00H

945 OC00 1A	SUPT01 LD A,(0E)	*TRANSMISION NO. 1*.
946 OC01 D3 02	OUT (02H),A	ENVIA DATO A PTO. 02.
947 OC03 13	INC DE	
948 OC04 05	DEC B	DECREMENTA CONTADOR.
949 OC05 20 62	JR Z,RETNO1	SI B=00, IRINCA A VUELVE.
950 OC07 CB 79 OC	CALL TIEMPO	LLEVA A RUTINA DE TIEMPO.
951 OC0A 1B 0E	JR ESPERA	
952 OC0C 3C 31	MENTER LD A,31H	ENVIA MENSAJE A TERMINAL.
953 OC0E 1B 02	JR TRANSH	
954 OC10 3E 13	MENCOM LD A,13H	ENVIA MENSAJE A COMPUTADORA.
955 OC12 21 00 OC	TRANSH LD HL,SUPT01	
956 OC15 22 F2 FE	ENVIA LD (0F2FH),HL	HABILITA TRANSMISION EN SUPT01.
957 OC18 D3 03	SACAR OUT (03H),A	
958 OC1A 3E 05	ESPERA LD A,05H	
959 OC1C D3 06	OUT (06H),A	HABILITA CPI.
960 OC1E FD	ETI	HABILITA INTERRUPCIONES.
961 OC1F C9	RET	
962 OC20 22 F0 FE	RECTER LD (0FF0H),HL	
963 OC23 3C 34	LD A,34H	
964 OC25 1B F1	JR SACAR	
965 OC27 D9	DET_P0 EXX	DETECTA POSICION EN LA TERMINAL.
966 OC28 11 69 11	LD DE,MENT02	
967 OC2D 06 04	LD B,04H	
968 OC2D DD 21 33 OC	LD IX,REG_02	
969 OC31 1B D9	MENT_X JR MENTER	
970 OC33 11 DE FF	REG_02 LD DE,OFFDEH	
971 OC36 06 02	LD B,02H	
972 OC38 21 3D OC	RECT_2 LD HL,RECT02	
973 OC3B 10 E3	JR RECTER	
974 OC3D DB 02	RECT02 IN A,(02H)	SALVA LA POSICION.
975 OC3F 12	LD (DE),A	
976 OC40 13	INC DE	
977 OC41 05	DEC D	
978 OC42 20 F4	JR NZ,RECT_2	
979 OC44 D9	REG_04 EXX	
980 OC45 FD E9	JP (IY)	
981 OC47 D9	SET_P0 EXX	PONE CURSOR EN TERMINAL.
982 OC48 11 78 11	LD DE,MENT05	
983 OC49 06 04	LD B,04H	
984 OC4D DD 21 53 OC	LD IX,REG_05	
985 OC51 1B DE	JR MENT_X	
986 OC53 11 DE FF	REG_05 LD DE,OFFDEH	
987 OC56 06 02	LD B,02H	
988 OC58 DD 21 44 OC	LD IX,REG_04	
989 OC5C 1B D3	JR MENT_X	
990 OC5E 0B	SACALT EX AF,AF'	ENVIA DATO A TERMINAL.

ERR LINEA ADDR

B1 B2 B3 B4

S I S T E M A

0 R + 1 0 0 0

PAGINA 22

991	0C5F	21	66	0C	LDD HL,SUBTO2
992	0C62	3F	31		LDD A,31H
993	0C64	10	A7		JR CNVTA
994	0C66	08		SUBTO2	EX AF,AF'
995	0C67	03	02		OUT (02H),A
996	0C69	00	E2	RETH01	JP (IX)
997	0C6B	0E	B0	MONE1T	LDD C,B0H
998	0C6D	19			CXX
999	0C6E	11	60		LDD DE,MENT03
1000	0C71	06	0B		LDD B,0BH
1001	0C73	00	21	44	0C
1002	0C77	10	R0		JR MENT_X
1003	0C79	24	00	TTLINFO	LDD H,B0H
1004	0C7B	25		LDD0P03	DEC H
1005	0C7C	20	F0		JR NZ,LDD0P03
1006	0C7E	C7			RET
1007	0C7F	C0	B9	BORRAS	REG Z,C
1008	0C81	D9			EXX
1009	0C82	11	7C		LDD DE,MENT04
1010	0C85	06	0B		LDD B,0BH
1011	0C87	00	21	44	0C
1012	0C8B	10	A4		JR MENT_X
1013	0C8B	FC	47	CP,ASC	CP 47H
1014	0C8F	30	0F		JR NC,NOLASC
1015	0C91	FE	41		CP 41H
1016	0C92	30	0C		JR NC,VALTRA
1017	0C95	FE	30		CP 3AH
1018	0C97	30	02		JR NC,NOLASC
1019	0C99	FE	30		CP 30H
1020	0C9B	30	03		JR C,NOLASC
1021	0C9D	E6	0F		AND OFH
1022	0C9F	C9			RET
1023	0CA0	33		NOLASC	INC SP
1024	0CA1	33			INC SP
1025	0CA2	E9			JP (HL)
1026	0CA3	C6	09	VALTRA	ADD A,09H
1027	0CA5	E6	0F		AND OFH
1028	0CA7	C9		LISTO	RET
1029	0CA8	2E		HEX_BY	LDD A,(HL)
1030	0CA9	2D			DEC HL
1031	0CAA	ED	6F		R2D
1032	0CAC	2E			LDD A,(HL)
1033	0CAD	12			LDD (DE),A
1034	0CAE	13			INC DE
1035	0CAF	05			DEC B
1036	0CB0	20	F5		JR Z,LISTO
1037	0CB2	20			DEC HL
1038	0CB3	10	F3		JR HEX_BY
1039	0CB5	0E	02	BY_ASC	LDD C,02H
1040	0CB7	3E	30		LDD A,30H
1041	0CB9	ED	6F	REPITE	R2D
1042	0CBB	FE	3A		CP 3AH
1043	0CBB	D4	CC		CALL NC,VALORA
1044	0CC0	12			LDD (DE),A

275

ERR LINEA ADDR

B1 B2 B3 B4

S I S T E M A

0 R - 1 0 0 0

PAGINA 23

1045	OCC1	3E 30		LD A,30H
1046	OCC3	13		INC DE
1047	OCC4	0B		DEC C
1048	OCC5	20 F2		JR NZ,REPITE
1049	OCC7	2B		DEC HL
1050	OCC8	05		DEC B
1051	OCC9	20 EA		JR NZ,BY,ASC
1052	OCCB	C9		RET
1053	OCCC	C6 07	VALORA ADD A,07H	REAJUSTA VALOR ASCII.
1054	OCCF	C9		RET
1055	OCCF	3E 16	RECOMP LD A,16H	
1056	OCD1	22 F0 FF	LD (0FFEH),HL	
1057	OCD4	C3 10 0C	JP SACAR	
1058	OCD7	CD CF 0C	RC_LTIN CALL RECOMP	
1059	OCD8	0C 0D	LD C,0DH	
1060	OCD9	24 FF	LD H,0FFH	
1061	OCEC	2E FF	LD L,0FFH	
1062	OCEO	20	DEC L	
1063	OCE1	20 FD	JR NZ,RC_LTIN109	
1064	OCE3	25	DEC H	
1065	OCE4	20 FB	JR NZ,RC_LTIN107	
1066	OCE6	0B	DEC C	
1067	OCE7	20 F3	JR NZ,RC_LTIN105	
1068	OCE9	DD E9	JP (IX)	
1069	OCEB	21 F0 0C	RC_SEC LD HL,RC_SEC+05	
1070	OCEF	10 BF	JR RECOMP	
1071	OCF0	DB 02	LD A,(02H)	
1072	OCF2	12	LD (BEY),A	
1073	OCF3	13	INC DE	
1074	OCF4	05	DEC B	
1075	OCF5	20 FA	JR NZ,RC_SEC	
1076	OCF7	DB E9	JP (IX)	
1077	OCF9		DEFG 7	

275

ERR LINEA ADDR D1 D2 D3 D4

S I S T E M A

G R - 1 0 0 0

PAGINA 24

1077

***** TABLAS Y RUTINAS AUXILIARES *****

	1001	0000	C3 42 0D	JP PRGLEP	; "PROGRAMADOR DE EPROM'S".
	1002	0003	C3 1E 01	DEFH 13	
	1003	0010	C3 1E 01	JP EXMEM	; "EXAMEN DE MEMORIA".
	1004	0D13	FF	DEFH OFFH	
	1005	0D14	C3 20 0D	JP EXHLRG	; "EXAMEN DE REGISTROS".
	1006	0D17	FF	DEFH OFFH	
	1007	0B10	C3 2C 0D	JP EXHPLT	; "EXAMEN DE PUERTOS".
	1008	0B18	FF	DEFH OFFH	
	1009	0D1C	C3 32 0D	JP TRSLAR	; "TRASLADO DE ARCHIVOS".
	1010	0B1F	FF	DEFH OFFH	
	1091	0B20	11 04 14	EXHLRG LD DE,HENT30	PRESENTA EXAMEN DE REGISTROS.
	1092	0B23	06 26	LD B,26H	
	1093	0B25	0D 21 4D 0D	LD IX,REG_30	RETORNA EN REG_30.
	1094	0D29	C3 0C 0C	HENT JP HENTLE	
	1095	0D2C	11 FA 14	EXHPLT LD DE,HENT50	PRESENTA EXAMEN DE PUERTOS.
	1096	0B2F	06 22	LD B,22H	
	1097	0B31	0D 21 53 0D	LD IX,REG_50	RETORNA EN REG_50.
	1098	0B35	10 F2	JR HENT	
	1099	0B37	11 1C 15	TRSLAR LD DE,HENT70	PRESENTA TRASLADO DE ARCHIVOS.
	1100	0B3A	06 20	LD B,20H	
	1101	0B3C	0D 21 59 0D	LD IX,REG_70	RETORNA EN REG_70.
	1102	0D40	10 E7	JR HENT	
277	1103	0B42	11 44 15	PRGLEP LD DE,HUNI60	PRESENTA PROGRAMADOR DE EPROM'S.
	1104	0D45	06 2C	LD B,2CH	
	1105	0D47	0D 21 5F 0D	LD IX,REG_00	RETORNA EN REG_00.
	1106	0D4B	10 EC	JR HENT	
	1107	0D4D	00 00 00	REG_30 DEFH 00,00,00	
	1108	0B50	C3 00 F6	JP REX_02	
	1109	0B53	C3 00 F0	REG_50 JP INLRAM	
	1110	0B56	FF FF FF	DEFH OFFH,OFFH,OFFH	
	1111	0B59	00 00 00	REG_20 DEFH 00,00,00	
	1112	0B5C	C3 E0 03	JP TRASLA	
	1113	0D5F	C3 00 F0	REG_00 JP TH_RAM	
	1114	0B62	FF FF FF	DEFH OFFH,OFFH,OFFH	
	1116				OPCIONES DE MENSAJES:
	1110	0D65	11 1C 16	M_OPC1 LD DE,OPC_01	FUENTE Y DESTINO.
	1119	0B60	06 1D	LD B,29	
	1120	0B6A	0D 21 AE 0D	LD IX,RG_OPC	
	1121	0D6E	C3 0C 0C	JP HENTER	
	1122	0D71	11 39 16	M_OPC2 LD DE,OPC_02	DIRECCIONES (DESTINO).
	1123	0D74	06 2D	LD B,43	
	1124	0D76	10 F2	JR M_OPC1#05	
	1125	0D79	11 64 16	M_OPC3 LD DE,OPC_03	ARCHIVO (FUENTE).
	1126	0D7B	06 22	LD B,34	
	1127	0D7D	18 EB	JR M_OPC1#05	

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 25

1128	0D7F	11	39	16	H_0PC4 LD DE,0PC_02	ARCHIVO (DESTINO),
1129	0D82	06	04		LD R,0AH	
1130	0D84	00	21	0A	LD IX,RG_0P4	
1131	0D88	10	E4		JR H_0PC1+09	
1132	0D8A	11	68	16	RG_0P4 LD DE,0PC_03+04	
1133	0D8D	06	1E		LD R,30	
1134	0D9F	10	D9		JR H_0PC1+05	
1135	0D91	11	64	16	H_0PC5 LD DE,0PC_03	DIRECCIONES (FUENTE),
1136	0D94	06	04		LD R,0AH	
1137	0D96	00	21	9C	LD IX,RG_0P5	
1138	0D9A	10	02		JR H_0PC1+09	
1139	0D9C	11	30	16	RG_0P5 LD DE,0PC_02+04	
1140	0D9F	06	27		LD R,39	*27H\$
1141	0DA1	00	21	A7	LD IX,RG_50P	
1142	0DA5	10	C7		JR H_0PC1+09	
1143	0DA7	11	06	16	RG_SOP LD DE,0PC_03+34	
1144	0DA8	06	0C		LD R,12	
1145	0DAC	10	1C		JR H_0PC1+05	
1146	0DAE	10	E9		RG_0PC JP (IY)	
1147	0DB0	10			CP_SEC DEC IE	
1148	0DB1	1A			LD A,(DE)	
1149	0DB2	ED	A1		CPI	
1150	0DB4	C2	E9	0C	JP NZ,RC_SEC-02	
1151	0DB7	E0			RET PO	
1152	0DBB	10	F6		JR CP_SEC	
1153	0DBA	0C	0C		LD C,02H	
1154	0DC0	1A			LD A,(DE)	
1155	0DCD	D9			CXX	
1156	0DBE	21	00	0D	LD HL,ASC_BY+22	
1157	0DC1	CD	0D	0C	CALL CP_ASC	
1158	0DC4	B9			CXX	
1159	0DC5	R0	6F		RLD	
1160	0DC7	13			INC DE	
1161	0DC8	0D			DEC C	
1162	0DC9	20	F1		JR NZ,ASC_BY+02	
1163	0DCB	05			DEC B	
1164	0DCC	C0			RET Z	
1165	0DCD	23			INC HL	
1166	0DCE	10	EA		JR ASC_BY	
1167	0DD0	FD	E9		JP (IY)	
1168					ITANIA DE TRASLADOS:	
1169					DEFS 62	
1170	0DB2					
1172	0E10	C3	9D	05	JP COM_MM	
1173	0E13	FF			DATA OFFH	
1174	0E14	C3	1E	04	JP COM_CP	
1175	0E17	FF			DATA OFFH	
1176	0E18	C3	FF	FF	JP COM_BR	
1177	0E1D	FF			DATA OFFH	
1178	0E1C	C3	FF	FF	JP COM_DS	
1179	0E1F	FF			DATA OFFH	

ERR LINEA ADDR 01 02 03 04

S T S I E M A

G R = 1 0 0 0

PAGINA 26

1100	0E20	C3 FF FF	JP GRDLHM
1101	0E23	FF	DATA OFFH
1102	0E24	C3 FF FF	JP GRDLCP
1103	0E27	FF	DATA OFFH
1104	0E29	C3 FF FF	JP GRDLGR
1105	0E2B	FF	DATA OFFH
1106	0E2C	C3 FF FF	JP GRDLNS
1107	0E2F	FF	DATA OFFH
1108	0E30	C3 FF FF	JP DSKLHM
1109	0E33	FF	DATA OFFH
1109	0E34	C3 FF FF	JP DSKLCP
1101	0E32	FF	DATA OFFH
1102	0E30	C3 FF FF	JP DSKLGR
1103	0E3B	FF	DATA OFFH
1104	0E3C	C3 FF FF	JP DSKLNS
1105	0E3F	FF	DATA OFFH
1106	0E40	C3 30 04	JP HEMLHM
1107	0E43	FF	DATA OFFH
1108	0E44	C3 FF FF	JP HEMLCP
1109	0E47	FF	DATA OFFH
1200	0E40	C3 FF FF	JP HEMLGR
1201	0E4B	FF	DATA OFFH
1202	0E4C	C3 FF FF	JP HEMLNS

ERR LINEA ADDR 11 12 13 14

S I S T E M A GR - 1 0 0 0

PAGINA 22

1204
1205
1206
1207

***** MENSAGES DEL SISTEMA GR-1000 *****

ORG 00F92H

1209 0FF2 1B 27 1B 3D
1210 0FF6 30 3B
1211 0FF8 20 2A 2A 26
1212 0FFC 20 20 45 52
1213 0FA0 52 4F 52 20
1214 0FA4 44 45 20 45
1215 0FA8 53 43 52 49
1216 0FAC 54 55 52 41
1217 0FBD 20 2A 2A 2A
1218 0FB4 2A 20
1219 0FB6 1B 27
1220 0FB0 1B 27 1B 3D
1221 0FBC 30 3B
1222 0FBE 20 2A 2A 2A
1223 0FC2 2A 20 20 45
1224 0FC6 52 52 4F 52
1225 0FCA 20 44 45 20
1226 0FCE 43 40 45 4B
1227 0FD2 57 55 40 20
1228 0FD6 20 2A 2A 2A
1229 0FDA 2A 20
1230 0FDC 1B 27 1B 3D
1231 0FE0 30 3B
1232 0FE2 20 20 45 4C
1233 0FE6 20 41 52 43
1234 0FEA 40 49 56 4F
1235 0FFE 20 4E 4F 29
1236 0FF2 45 53 20 40
1237 0FF6 45 50 20 49
1238 0FFA 4E 54 45 4C
1239 0FFE 20 20
1240 1000 1B 20 1B 27
1241 1004 1A 1B 47 34
1242 1000 1B 30 20 6E
1243 100C 1B 47 34
1244 100F 1B 47 32 1B
1245 1013 3B 22 20
1246 1016 1B 47 34 1B
1247 101A 3B 22 6E
1248 101D 1B 47 34 1B
1249 1021 47 32
1250 1023 1B 3D 21 20
1251 1027 1B 47 34
1252 1020 20 20 53 20
1253 102E 49 20 53 20
1254 1032 54 20 45 20

MEN720 DEFB 1DH,'/','/','1DH,'/','/','0','/',''

DEFB '/ **** ERROR DE ESCRITURA **** '

DEFB 1DH,'/',''

MEN720 DEFB 1DH,'/','/','1DH,'/','/','0','/',''

DEFB '/ **** ERROR DE CHECKSUM **** '

MEN720 DEFB 1DH,'/','/','1DH,'/','/','0','/',''

DEFB '/ * EL ARCHIVO NO ES HEX-INTEL *

MENFOO DEFB 1DH,2AH,10H,'/','/AH,1DH,'0','/','/'

DEFB 1DH,'/','/','/6EH,1DH,'6','/','/'

DEFB 1DH,'0','/','2','/1DH,'/','/','/','/','/'

DEFB 1DH,'/','/','/4','/1DH,'/','/','/','/6EH

DEFB 1DH,'/','/','/4','/1DH,'/','/','/2'

DEFB 1DH,'/','/','/','/1DH,'/','/','/4'

DEFB '/ **** SISTEMA MONITOR **** '

1255 1036 4D 20 41 20
 1256 103E 20 20 4D 20
 1257 103E 4F 20 4E 20
 1258 1042 49 20 54 20
 1259 1046 4F 20 52 20
 1260 104A 20 20
 1261 104C 59 20 20 20
 1262 1050 50 20 52 20
 1263 1054 4F 20 47 20
 1264 1058 52 20 41 20
 1265 105C 49 20 41 20
 1266 1060 44 20 41 20
 1267 1064 52 20 20 20
 1268 1068 56 20 30 20
 1269 106C 30 20 20 20
 1270 1070 52 20 31 20
 1271 1074 30 20 20
 1272 1077 1B 47 34 1D
 1273 107B 47 32 1B 3D
 1274 107F 20 40
 1275 1081 45 50 41 4D
 1276 1085 45 4E 20 44
 1277 1089 45 20 4D 45
 1278 1090 4B 4F 52 49
 1279 1091 41
 1280 1092 1B 3D 2B 40
 1281 1094 45 50 41 4D
 1282 1096 45 4E 20 44
 1283 109E 45 20 52 45
 1284 10A2 47 49 53 54
 1285 10A6 52 4F 53
 1286 10A9 5C 52 55 4E
 1287 10AB 1B 3D 2C 40
 1288 10B1 45 50 41 4D
 1289 10B5 45 4E 20 44
 1290 10B9 45 20 50 55
 1291 10BD 45 52 54 4F
 1292 10C1 53
 1293 10C2 1B 3D 2E 40
 1294 10C6 54 52 41 53
 1295 10C6 4C 41 44 4F
 1296 10CE 20 44 45 20
 1297 10D2 41 52 43 46
 1298 10D6 49 56 4F 53
 1299 10DE 1B 3D 30 40
 1300 10DE 50 52 4F 47
 1301 10E2 52 41 4B 41
 1302 10E4 44 4F 52 20
 1303 10EA 44 45 20 45
 1304 10EE 50 52 4F 4D
 1305 10F2 53
 1306 10F3 1B 3D 34 29
 1307 10F7 53 20 3B 20
 1308 10F9 53 49 47 50

DEFM 'Y PROGRAMADOR Z80 V1.0'

DEFB 1BH, '0', '4', 1DH, '0', '2', 1DH, '=', ',', '0'

DEFM 'EXAMEN DE MEMORIA'

DEFB 1BH, '=', '*', '0'

DEFM 'EXAMEN DE REGISTROS'

DEFB SCH, 'R', 'U', 'H'

DEFB 1BH, '=', ',', '0'

DEFM 'EXAMEN DE PUERTOS'

DEFB 1BH, '=', ',', '0'

DEFM 'TRASLADO DE ARCHIVOS'

DEFB 1BH, '=', '0', '0'

DEFM 'PROGRAMADOR DE EPROMS'

DEFB 1BH, '=', '4', ','

DEFM 'S = SIGU'

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A 0 R - 1 0 0 0

PAGINA 29

1309 10FF 49 45 AE 54
 1310 1103 45
 1311 1104 1B 3D 34 42
 1312 1100 50 29 3D 20
 1313 110C 50 52 45 56
 1314 1110 49 4F
 1315 1112 1B 3D 34 56
 1316 1116 43 20 3D 20
 1317 1110 53 45 4C 45
 1318 111E 43 43 49 4F
 1319 1122 4F
 1320 1123 1B 3D 36 3D
 1321 1127 1B 47 31
 1322 1120 54 20 45 20
 1323 112E 43 20 4C 20
 1324 1132 41 20 20 20
 1325 1136 49 20 4C 20
 1326 1130 50 20 41 20
 1327 113E 4C 20 49 20
 1328 1142 44 20 41
 1329 1145 1B 47 3D 1B
 1330 1149 20
 1331 1146 1B 3D 20 3E
 1332 114C 31
 1333 114F 1B 3D 20 3E
 1334 1153 32
 1335 1154 1B 3D 2C 3E
 1336 1150 33
 1337 1159 1B 3D 2E 3E
 1338 115D 34
 1339 115E 1B 3D 30 3E
 1340 1162 35
 1341 1163 1B 26 02 1B
 1342 1167 2C 32
 1343 1169 1B 42 1B 3E
 1344 116D 1B 27 1B 3D
 1345 1171 3C 3D
 1346 1173 1B 47 32 1B
 1347 1177 26
 1348 1178 1B 43 1B 3D
 1349 117C 1B 27 1B 3D
 1350 1180 3C 3D
 1351 1182 1B 47 31 1B
 1352 1186 2B 1B 2A
 1353 1189 1B 29 1A 1B
 1354 118B 3B 20 3E
 1355 1190 1B 47 34 1B
 1356 1194 3B 20 4C
 1357 1197 1B 47 34 1B
 1358 119D 47 32
 1359 119B 1B 3D 22 3E
 1360 11A1 1B 47 34
 1361 11A4 1B 3D 22 4E
 1362 11AB 1B 47 34

MENTO1 DEFN 'IENTE'

DEFB 1DH,/=/,/4/,/B'

DEFM 'P = PREVIO'

DEFB 1DH,/=/,/4/,/0'

DEFM 'C = SELECCION'

DEFB 1DH,/=/,/6/,=/,1DH,/=/,/1'

DEFM 'T E C I A L A T N U A L I D A'

DEFB 1DH,/=/,/0/,1DH,/=/'

DEFB 1DH,/=/,/(*,/5/,/1'

DEFB 1DH,/=/,/*/,/5/,/2'

DEFB 1DH,/=/,/0/,/5/,/3'

DEFB 1DH,/=/,/0/,/4'

DEFB 1DH,/=/,/0/,/5'

DEFB 1DH,/=/,09H,1DH,/=/,/2'

MENTO2 DEFN 'B',1DH,/=/'

MENTO3 DEFN 1DH,/,/,1DH,/=/,/6/,/=/'

DEFB 1DH,/=/,/1DH,/=/'

MENTO5 DEFN 1DH,/=/,1DH,/=/'

MENTO6 DEFN 1DH,/,/,1DH,/=/,/6/,/=/'

DEFB 1DH,/=/,/1',1DH

MENTO10 DEFN '/\$,1DH,2AH

DEFB 1DH,/,/,1AH,1DH,/=/,/ ,/5/

DEFB 1DH,/=/,/4/,1DH,/=/,/ ,/6EH

DEFB 1DH,/=/,/4/,1DH,/=/,/2'

DEFB 1DH,/=/,/4/,1DH,/=/,/4'

DEFB 1DH,/=/,/4/,4EH,1DH,/=/,/4'

ERR LINEA ADDR

ERR	LINEA	ADDR	D1	D2	D3	D4	S I S T E M A	G R = 1 0 0 0
		1363	11AB	1B	47	30	1B	DEFB 1BH, '0', '0', '1BH, '0', '1', '1'
		1364	11AC	3D	21	20		DEFB 1BH, '0', '1'
		1365	11B2	1B	47	31		DEFB 'DIRECCION'
		1366	11B5	44	49	52	45	
		1367	11B9	43	43	42	45	
		1368	11BD	4E				
		1369	11BF	1B	3B	21	2B	DEFB 1BH, '0', '1', '1', '1'
		1370	11C2	44	41	54	4F	DEFB 'DATO'
		1371	11C6	1B	3D	21	3E	DEFB 1BH, '0', '1', '1', '1BH, '0', '4'
		1372	11CA	1B	47	34		DEFB 1BH, '0', '1', '1'
		1373	11CD	1B	3B	21	46	DEFB 'EXAHEN DE MEMORIA'
		1374	11D1	45	20	58	20	
		1375	11D5	41	30	40	20	
		1376	11D9	45	20	4E	20	
		1377	11D9	3D	20	44	20	
		1378	11E1	45	20	20	20	
		1379	11F5	4D	20	45	20	
		1380	11F9	4B	20	4F	20	
		1381	11FD	52	20	42	20	
		1382	11F1	41				
		1383	11F2	1B	3B	21	4C	DEFB 1BH, '0', '1', '1', '6FH, 1BH, '0', '4'
		1384	11F6	1B	47	34		DEFB 1BH, '0', '1', '1', '1'
		1385	11F9	1B	47	32	1B	
		1386	11FD	3D	24	54		DEFB 'M E N U '
		1387	1200	4B	20	45	20	
		1388	1204	4E	20	55	20	
		1389	1208	3A				
		1390	1209	1B	3B	2A	3E	DEFB 1BH, '0', '1', '1', '1'
		1391	120D	50	4F	53	49	DEFB 'POSICION'
		1392	1211	43	49	4F	4F	
		1393	1215	1B	3B	20	54	DEFB 1BH, '0', '1', '1', '1'
		1394	1219	4F	20	3D	20	DEFB '0', '1', '1', '1', 'A', '64H, 65H, 6CH
		1395	121D	41	64	65	6C	
		1396	1221	61	6E	74	61	DEFB '61H, 6CH, 74H, 61H, 72H, '0', 'N', 'P'
		1397	1225	72	20	4E	4C	
		1398	1229	1B	3B	2B	54	DEFB 1BH, '0', '1', '1', '1'
		1399	122D	4B	20	3D	20	DEFB 'M', '1', '1', '1', '1', 'M'
		1400	1231	4D				
		1401	1232	6F	6E	69	74	DEFB '6FH, 4CH, 49H, 74H, 6FH, 72H
		1402	1236	6F	72			
		1403	123D	1B	3D	2C	54	DEFB 1BH, '0', '1', '1', '1', 'T'
		1404	123C	51	20	3D	20	DEFB '0', '1', '1', '1', '1', 'T', 'M', '69H, 72H
		1405	1240	44	69	72		
		1406	1243	65	63	63	69	DEFB '65H, 63H, 63H, 69H, 6FH, 6EH
		1407	1247	4F	6C			
		1408	1249	1B	3D	30	54	DEFB 1BH, '0', '1', '1', '1', 'T'
		1409	124D	52	20	3D	20	DEFB 'R', '1', '1', '1', '1', 'R', '75H, 6EH
		1410	1251	52	75	6E		
		1411	1254	1B	3D	2D	54	DEFB 1BH, '0', '1', '1', '1', 'T'
		1412	1258	50	20	3D	20	DEFB 'P', '1', '1', '1', '1', 'P'
		1413	125C	50				
		1414	125D	72	65	76	69	DEFB '72H, 65H, 76H, 69H, 6FH
		1415	1261	6F				
		1416	1262	1B	3D	2E	54	DEFB 1BH, '0', '1', '1', '1', 'T'

E23

PAGINA 30

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 31

1417	1266	49	20	3D	20		DEFB '1', ' ', ' ', ' ', 'R', 65H, 74H
1418	1260	52	65	74			DEFB 20H, 61H, 73H, 61H, 73H, ' ', 6EH, 6EH
1419	1260	72	61	73	61		
1420	1271	72	20	6E	6E		
1421	1275	18	3D	20	54		
1422	1279	4E	20	3D	20		
1423	1270	53	69	67			
1424	1200	75	69	65	6E		
1425	1204	74	65				
1426	1206	1B	3D	3E	3D		
1427	1280	1B	47	31			
1428	1200	54	20	45	20		
1429	1291	43	20	4C	20		
1430	1295	41	20	20	20		
1431	1299	49	20	4E	20		
1432	129D	56	20	41	20		
1433	12A1	4C	20	47	20		
1434	12A5	44	20	41			
1435	12A0	1B	2B	1B	3B		
1436	12A0	2A	49				
1437	12AE	50	50	50	50		
1438	12B2	1B	26	1B	2C		
1439	12B6	32	09				
1440	12B8	1B	27	1B	29		
1441	12BC	1B	3D	2A	3E		
1442	12C0	1B	47	31			
1443	12C3	1B	3B	2A	49		
1444	12C7	20	20	20	20		
1445	12CB	1B	47	30	1B		
1446	12C8	3B	21	20			
1447	12D2	1B	47	30	1B		
1448	12D6	5B	23	23			
1449	12D0	1B	2B	20	20		
1450	12DD	20	20				
1451	12DF	1B	3B	23	2E		
1452	12E3	20	20				
1453	12E5	1B	3B	25	23		
1454	12E7	20	20	20	20		
1455	12E0	1B	3B	25	2E		
1456	12F1	20	20				
1457	12F3	1B	3B	27	23		
1458	12F7	20	20	20	20		
1459	12FB	1B	3B	27	2E		
1460	12FF	20	20				
1461	1301	1B	3B	29	23		
1462	1305	20	20	20	20		
1463	1309	1B	3B	29	2E		
1464	1300	20	20				
1465	130F	1B	3B	2B	23		
1466	1313	20	20	20	20		
1467	1317	1B	3B	2B	2E		
1468	131B	20	20				
1469	131D	1B	3B	2B	22		
1470	1321	1B	47	34			

ERR LINEA ADDR R1 R2 R3 R4

S I S T E M A

G R ~ 1 0 0 0

PAGINA 32

285

1471	1324	20	20	20	20		DEFB ' '
1472	1320	1B	47	34	1B		DEFB 1BH, '6', '4', '1BH, '6', '0'
1473	132C	47	30				DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '4'
1474	132E	1B	30	20	20		DEFB ' ', ' ', ' ', ' ', ' ', ' ', ' '
1475	1332	1B	47	34			DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1476	1335	20	20	1B	47		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1477	1339	34	1B	47	30		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1478	133D	1B	30	2F	23		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1479	1341	20	20	20	20		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1480	1345	1B	3B	2F	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1481	1349	20	20				DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1482	134B	1B	3B	31	23		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1483	134F	20	20	20	20		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1484	1353	1B	3B	31	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1485	1357	20	20				DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1486	1359	1B	3B	33	23		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1487	135D	20	20	20	20		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1488	1361	1B	3B	33	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1489	1365	20	20				DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1490	1367	1B	3B	35	23		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1491	136B	20	20	20	20		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1492	136F	1B	3B	35	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1493	1373	20	20				DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1494	1375	1B	3B	37	23		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1495	1379	20	20	20	20		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1496	137B	1B	3B	37	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1497	1381	20	20				DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1498	1383	1B	2B	1B	2F		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1499	1387	30					MENT13 DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1500	1390	1B	27	1B	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1501	139C	32					MENT14 DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1502	139D	1B	3B	32	4A		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1503	139I	1B	47	30	1B		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1504	1395	29					DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1505	1396	41	44	45	4C		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1506	1398	41	4E	54	41		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1507	139E	52					DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1508	139F	1B	3B	32	50		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1509	13A3	44	49	52	45		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1510	13A7	43	43	49	4F		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1511	13AB	4E	45	53			DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1512	13AE	1B	3B	32	55		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1513	13B2	1B	2B	50	58		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1514	13B6	1B	2B	00	00		MENT15 DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1515	13BA	1B	27	1B	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1516	13BE	30					DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1517	13BF	1B	3B	32	40		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1518	13C3	1B	47	31			DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1519	13C4	1B	3B	32	55		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1520	13CA	1B	29	20	20		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1521	13CE	1B	2B	1B	2E		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1522	13D2	1B	3B	23	23		DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1523	13D6	1B	27	1B	2F		MENT16 DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'
1524	13DA	32					DEFB 1BH, '4', '1', '1', '1', '1BH, '6', '0'

1525 1300 10 30 32 40
 1526 130F 10 42 30 10
 1527 13E3 29
 1528 13E4 20 52 45 54
 1529 13E8 52 41 53 41
 1530 13EC 52
 1531 13ED 10 27 10 29
 1532 13F1 10 30 20 37
 1533 13F5 10 47 32
 1534 13F8 30 20 20 20
 1535 13FC 20 52 41 40
 1536 1400 20 4E 4F 30
 1537 1404 44 49 53 50
 1538 1408 4E 4E 49 42
 1539 140C 4C 45
 1540 140E 10 47 30 10
 1541 1412 20
 1542 1413 10 36 10 30
 1543 1417 23 23
 1544 1419 10 27 10 29
 1545 141D 10 30 20 37
 1546 1421 10 47 32
 1547 1424 30 20 20 20
 1548 1420 29 4C 4F 43
 1549 142C 41 4C 49 44
 1550 1430 41 44 20 44
 1551 1434 45 20 52 45
 1552 1439 40 20
 1553 143A 10 47 30 10
 1554 143C 20
 1555 143F 10 26 1B 3D
 1556 1443 23 23
 1557 1445 10 27 10 3D
 1558 1449 20 37
 1559 144B 10 47 31 18
 1560 144F 26 1B 3D 23
 1561 1453 23
 1562 1454 10 27 1B 29
 1563 1458 10 3D 2A 3E
 1564 145C 50 4F 53 49
 1565 1460 43 49 4F 4E
 1566 1464 20 20 20
 1567 1467 10 20
 1568 1469 58 50 58 58
 1569 146B 10 29 1B 3D
 1570 1471 32 58 20 20
 1571 1475 10 3D 32 40
 1572 1479 10 47 31
 1573 147C 10 20 1B 26
 1574 1480 10 3D 2A 49
 1575 1484 10 2E 32
 1576 1402 10 27 1B 29
 1577 1408 10 3D 2A 3E
 1578 140F 20 20 20 20

DEFB 1BH,/*/,12/,1J/,1BH,/*/,0/,1BH,/*/
 DEFM ' RETRASAR'
 MENT17 DEFB 1BH,/*/,1BH,/*/
 DEFB 1BH,/*/,/*/,12/,1BH,/*/,2/
 DEFM '<---- RAM NO DISPONIBLE'
 DEFB 1BH,/*/,0/,1DH,/*/
 DEFB 1DH,/*/,1DH,/*/,3/,/*/
 MENT18 DEFB 1BH,/*/,1BH,/*/
 DEFB 1BH,/*/,/*/,12/,1BH,/*/,2/
 DEFM '<-- LOCALIDAD DE ROM '
 DEFB 1BH,/*/,0/,1DH,/*/
 DEFB 1DH,/*/,1DH,/*/,3/,/*/
 MENT19 DEFB 1BH,/*/,1BH,/*/,/*/,/*/
 DEFB 1BH,/*/,17/,1DH,/*/,1BH,/*/,4/,/*/,1B/
 MENT20 DEFB 1BH,/*/,1BH,/*/,1BH,/*/,1BH,/*/,/*/,/*/
 DEFM 'POSICION'
 MENT21 DEFM ' '
 DEFB 1BH,/*/
 DEFM 'XXXX'
 DEFB 1BH,/*/,1BH,/*/,/*/,0/,/*/,/*/
 DEFB 1BH,/*/,12/,1J/,1BH,/*/,1/
 DEFB 1BH,/*/,1BH,/*/
 DEFB 1BH,/*/,/*/,12/,1BH,/*/,2/
 MENT22 DEFB 1BH,/*/,1BH,/*/,1BH,/*/,0/,/*/,/*/
 DEFM ' RUN'

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 34

1579 1493 20 52 55 4E
1500 1497 1B 43 1B 20
1501 149B 1B 29
1502 149B 1B 47 3D 20
1503 14A1 2F 1B 47 34
1504 14A5 1B 3B 20 61
1505 14A9 1B 47 34
1506 14C0 1B 47 30 1B
1507 14D0 3D 21 2F
1508 14D3 1B 47 34 1B
1509 14D7 3D 21 61
1509 14D8 1B 47 34 1B
1509 14D9 47 30
1509 14D9 1B 3B 22 2F
1509 14D9 1B 47 34
1509 14D9 1B 3B 22 61
1509 14D9 1B 47 34 1B
1509 14D9 47 30
1509 14D9 1B 3D 21
1509 14D9 36
1509 14D9 45 20 50 20
1600 14D9 41 20 4D 20
1601 14D9 45 20 4E 20
1602 14E1 20 20 44 20
1603 14E5 45 20 20 20
1604 14E9 53 20 45 20
1605 14E9 47 20 42 20
1606 14F1 53 20 54 20
1607 14F5 52 20 4F 20
1600 14F9 53
1609 14FA 30
1610 14FB 45 20 50 20
1611 14FF 41 20 4B 20
1612 1503 45 20 4E 20
1613 1507 20 20 44 20
1614 150B 45 20 20 20
1615 150F 50 20 55 20
1616 1513 45 20 52 20
1617 1517 54 20 4F 20
1618 151B 53
1619 151C 35
1620 151B 54 20 52 20
1621 1521 41 20 53 20
1622 1525 4C 20 41 20
1623 1529 44 20 4F 20
1624 152D 20 20 44 20
1625 1531 45 20 20 20
1626 1535 41 20 52 20
1627 1539 43 20 40 20
1628 153D 49 20 56 20
1629 1541 4F 20 53
1630 1544 33
1631 1545 50 20 52 20
1632 1549 4F 20 47 20

237

MEN120 DEFB 1BH,'C',1BH,'*',1BH,'*' DEFM 1AH,1BH,'=',' ','/','1BH,'6','A'
DEFB 1BH,'=',' ','61H,1BH,'0','A'
DEFB 1BH,'0','0',1BH,'=','1','/'
DEFB 1BH,'0','4',1BH,'=','1',61H
DEFB 1BH,'0','4',1BH,'6','0'
DEFB 1BH,'=','/','1BH,'0','A'
DEFB 1BH,'=','/','61H
DEFB 1BH,'0','4',1BH,'0','0'
DEFB 1BH,'=','/','1'
MEN130 DEFB '6'
DEFM 'E X A M E N D E R E G I S T R O S'
MEN150 DEFB '0'
DEFM 'E X A M E N D E P U E R T O S'
MEN170 DEFB '5'
DEFM 'T R A S L A D O D E A R C H I V O S'
MEN180 DEFB '3'
DEFM 'P R O G R A M A D O R D E E P R O M 'S'

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A 0 R - 1 0 0 0

PAGINA 35

1633	154D	52	20	41	20
1634	1551	40	20	41	20
1635	1555	44	20	4F	20
1636	1559	52	20	20	20
1637	155D	44	20	45	20
1638	1561	20	20	45	20
1639	1565	50	20	52	20
1640	1569	4F	20	40	20
1641	156D	27	20	53	
1642					
1643	1570	1B	3D	24	59
1644	1574	4F	50	43	49
1645	1578	4F	4E	45	53
1646	157C	3A			
1647	157D	1B	3D	26	59
1648	1581	41	2E	20	43
1649	1585	4F	40	50	55
1650	1589	54	41	44	4F
1651	158D	52	41		
1652	159F	10	3D	27	59
1653	1593	42	2E	20	47
1654	1597	52	41	42	41
1655	159B	44	4F	52	41
1656	159F	1B	3D	28	59
1657	15A3	43	2E	20	44
1658	15A7	49	53	40	45
1659	15AB	54	54	45	
1660	15AC	1B	3D	29	59
1661	15B2	44	2E	20	40
1662	15B6	45	40	4F	52
1663	15BA	49	41		
1664	15BC	1B	3D	2A	59
1665	15C0	40	2E	20	40
1666	15C4	4F	4E	49	54
1667	15CB	4F	52		
1668	15CA	1B	3D	36	3D
1669	15CE	1B	47	31	
1670	15D1	54	20	45	20
1671	15D5	43	20	4C	20
1672	15D9	41	20	20	20
1673	15DD	49	20	4E	20
1674	15E1	56	20	41	20
1675	15E5	4C	20	49	20
1676	15E9	44	20	41	
1677	15EC	1B	47	30	10
1678	15F0	3D	27	46	
1679	15F3	44	45	53	54
1680	15F7	49	4E	4F	3A
1681	15FB	20			
1682	15FC	1B	28	50	1D
1683	1600	29	1B	3D	27
1684	1604	39			
1685	1605	46	55	45	4E
1686	1609	54	43	3A	20

ERR LINEA ADDR B1 B2 B3 B4

1607	160D	1D	2D	5D	1D
1608	1611	2D	0B		
1609	1613	1D	42	1B	2A
1609	1617	1D	43	0D	0A
1691	161B		0D		

S I S T E M A G R = 1 0 0 0

PAGINA 34

DATA 1BH,/*'X',1BH,'8',0BH

MEN723 DATA 1BH,'R',1BH,'*',1BH,'C'*0BH,0AH,0DH

MENSAJE DE OPCIONES

OPC.01 DATA 1BH,/*'X',1BH,'*',1BH,'*/'

DEFH 'FUENTES'

DATA 1BH,/*'X',1BH,'*/'

DEFH 'DESTINOS'

OPC.02 DATA 1BH,'*',1BH,'S'

DEFH 'DIR INICIALES'

DATA 1BH,/*'X',1BH,'X',1BH,'X',1BH,'*/'

DEFH 'FINALIS'

DATA 1BH,/*'X',1BH,'X',1BH,'X',1BH,'*/'

OPC.03 DATA 1BH,'*',1BH,'S'

DEFH 'NOMBRE DEL ARCHIVO1'

DATA 1BH

DEFH '(XXXXXX'

DATA 1BH,'*/'

DATA 1BH,'8',1BH,'*/'

DATA 0B,0B,0B,0B,0B,0B,0B,0B

MEN73 DATA 1BH,/*'0',1BH,'*',1BH,'*',1BH,'*/'

DATA 1BH,/*'1BH,'8',1BH,'*/'

DEFH 'PARA EJECUTAR oprima *RETURN*'

ERR LINEA APPR B1 B2 B3 B4

S I S T E M 0 G R - 1 9 9 9

PREGNING 17

۲۰

1739	1610	54	35	53	40
1740	1610C	22			
1741	1610B	18	26		
1742	1610T	18	27	18	30
1743	1610C	30	35	18	47
1744	1610T	31			
1745	1600	18	38	36	30
1746	1600C	18	47	31	18
1747	1600D	26			
1748	1601	09	18	20	18
1749	1605	22	32		
1750	1607	22	27	18	30
1751	1609	30	39	18	47
1752	1609F	34			
1753	1609	18	31	30	50
1754	1614	18	47	34	18
1755	1618	47			
1756	1619	30	18	30	33
1757	1619D	36	18	47	32
1758	161F	50	41	52	41
1759	161F5	20	46	55	45
1760	161F9	56	41	20	48
1761	161F9	50	13	49	40
1762	1701	4E	20	4F	50
1763	1705	52	49	49	41
1764	1709	20			
1765	1709	22	43	40	45
1766	170C	41	52	20	53
1767	1712	50	41	43	45
1768	1716	22			
1769	1717	18	30	30	30
1770	1718	20	24	26	20
1771	171F	20	20	54	52
1772	1723	41	53	40	43
1773	1727	44	4F	20	43
1774	172D	4F	4E	43	40
1775	172F	55	49	44	41
1776	1733	20	20	26	2A
1777	1737	2A			
1778	1738	18	30	30	30
1779	173C	2A	24	20	20
1780	1740	4B	45	4B	4F
1781	1744	52	47	41	20
1782	1748	4E	4F	20	44
1783	174C	49	53	50	4F
1784	1750	4E	49	42	40
1785	1754	45	20	20	2A
1786	1759	2A			
1787	1759	18	27	18	30
1788	175D	2C	2E	1B	47
1789	1761	31			
1790	1762	1B	20	1B	26
1791	1766	09	09	09	
1792	1769	18	27	1B	30

```

SISTEMA 68000

DATA 1BH,'8'
MENT24 DATA 1BH,'1',1BH,'0','0','5',1BH,'0','1'

DATA 1BH,'=','6','=',1BH,'0','1',1BH,'8'

DATA 0BH,1BH,'C',1BH,'1',2

MENT25 DATA 1BH,'1',1BH,'0','0','9',1BH,'6','4'

DATA 1BH,'=','0','2',1BH,'0','4',1BH,'0'

DATA '0',1BH,'=','3','6',1BH,'0','2'

DEFM 'PARA NUEVA OPCION oprima .'

DEFM '**CLEAR SPACE**'

DATA 1BH,'=','0','1'
DEFM ' **** TRASLADO CONCLUIDO ****'

MENT26 DATA 1BH,'=','0','1'
DEFM '*** MEMORIA NO DISPONIBLE ***'

MENT27 DATA 1BH,'1',1BH,'0',1,1,1,1,1BH,'0','1'

DATA 1BH,'C',1BH,'8',0BH,0BH,0BH

MENT28 DATA 1BH,'1',1BH,'=','1',1,1,1,1BH,'0','1'


```

ERR LINEA ADDR B1 B2 B3 B4

S I S T E M A G R - 1 0 0 0

PAGINA 30

1793	176B	2C	2E	1D	47	
1794	1771	31				
1795	1772	1B	20	1D	26	
1796	1776	07	07	07		DATA 1DH, /*, 1DH, 'X', 09H, 09H, 09H
1797	1779	1B	3B	30	35	DATA 1DH, /*, '0', '5', 1DH, /*, 1DH, '0', '1'
1798	177D	1B	27	1B	47	
1799	1781	31				
1800	1782	1B	26	41	44	DATA 1DH, '3', 'A', '0', 0DH, 0AH =
1801	1786	0D	0A			
1802	1788	1B	3B	30	3B	MENUT20 DATA 1DH, /*, '0', /*,
1803	179C	2A	20	4C	4F	DEFB 'F NO FUNCIONA LA COMPUTADORA * ',</td
1804	179D	20	46	55	4E	
1805	1794	43	49	4F	4E	
1806	1798	41	20	4C	41	
1807	179C	20	43	4F	4D	
1808	17A0	50	55	54	41	
1809	17A4	44	4C	52	41	
1810	17A8	20	3A			
1811	17A0	1B	27	1B	3D	DEFB 1DH, /*, 1DH, /*, *** AGREGADO ***
1812	17AC	2D	49	1B	47	DEFB '1', '1', 1DH, 'G'
1813	17B2	31	1B	2B	5B	DEFB '1', 1DH, /*, 'X'
1814	17B6	1B	26			DEFB 1DH, '8'
1815	17B8	20	21	52	45	DEFB '1', 'R', 'E'
1816	17BC	0A	20	2C	4B	DEFB 0AH, 20H, 2CH, 4BH, 4FH
1817	17C0	4F				
1818	17C1	1B	27	1B	29	MENUT2A DEF0 1DH, /*, 1DH, /*, 1DH, /*,
1819	17C5	1B	26			DEFB 1DH, /*, '0', /*,
1820	17C7	1B	3D	30	3B	DEFB '*** ARCHIVO NO LOCALIZADO ***'
1821	17CB	20	2A	2A	2A	
1822	17CF	20	41	52	43	
1823	17D3	40	49	56	4F	
1824	17D7	20	4E	4F	20	
1825	17DB	4C	4F	43	41	
1826	17DF	4C	49	5A	41	
1827	17E3	44	4F	20	2A	
1828	17E7	2A	2A			END
1829	17E9					

ASSEMBLER ERRORS = 0
OK,